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Abstract
Since the initial realisation of split-gate device and quantised plateaus of con-
ductance in one-dimensional quantum wires, there has been immense interest
in studying transport through one-dimensional electron systems to investigate
many-body effects. This thesis contains results of experiments performed on
novel discrete quantum devices with potential for tuning the confinement as well
as the electron density to investigate many-body effects and electron-electron in-
teractions in weakly confinement quantum wires. This thesis covers a detailed
development of technology for fabricating novel discrete quantum devices con-
sisting of mid-line, top and back gates patterned along with standard split-gates
devices. A novel mid-line gated, split gates device demonstrates the possibility of
creation of two lateral one-dimensional quantum wires in a single two-dimensional
electron gas (2DEG). This allows the systematic investigation of interaction ef-
fects between the quantum wires. Several measurements are performed to fur-
ther characterise such laterally created quantum wires system in detail. It is also
shown that the two one-dimensional quantum wires created out of a single 2DEG
exhibit finite coupling between them as a function of mid-line gate thickness. This
coupling manifested itself through crossing and anti-crossing of the subbands.
The thesis also covers experimental investigations performed on a weakly con-
iii
fined, low-density quasi-one-dimensional system which was achieved by develop-
ing novel back-gated split-gate devices. The thesis presents the possible exper-
imental evidence of two interaction phenomena which occur in the low-density
regime such as spontaneous spin polarisation and spin-incoherent transport in
one-dimensional quantum wires. The experimental evidence of spin-incoherent
transport can be seen in the form of a conductance plateau at 0.5(2e2/h) at
very low electron density, whereas the spontaneous spin polarisation shows an
additional plateau at 0.5(2e2/h) along with plateau (2e2/h).
The experimental results presented in the thesis give an important insight
and advances in the research of many-body physics in one-dimensional quantum
wires.
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Chapter 1
Introduction
1.1 Preface
Over the last 50 years, the tremendous progress of miniaturisation of electronic
devices has been achieved thanks to the technological evolution in device fabrica-
tion. The main challenge is that when devices are scaled down, the assumptions
of the conventional transport theory are no longer valid about length and energy
scales. When the size of the device is comparable to the mean free path of elec-
trons, the device is in the regime of mesoscopic transport. New and novel effects
happen in that regime which give rise to a new science and profoundly change the
device performance. This encouraged a huge interest in researching mesoscopic
physics which can possibly hold significance to the advances in nanotechnology.
The prefix “meso” comes from the Greek word means “in between” or “intermedi-
ate”. The mesoscopic system refers to a system that lies in between a macroscopic
system, which can be described by classical physics and the microscopic system,
which is described by quantum physics. Industrial technological advances have es-
tablished new materials of unprecedented quality and high-resolution processing
techniques which made the realisation of lower-dimensional devices possible.
The properties of low-dimensional systems are often of remarkable interest
both for fundamental physics and practical applications. At low temperatures,
the classical explanation of electron transport in lower-dimensional devices fail as
1
quantum phenomena dominates leading to fundamental changes in the transport
and electronic properties of semiconductor devices.
1.2 Mesoscopic Transport
The criteria for a mesoscopic system is that the device size must be smaller than
or comparable to the electronic mean free path. The de-Broglie wavelength of
electrons at the Fermi edge is defined as
λF =
h√
2m∗EF
(1.1)
where m∗ denotes the effective electron mass and EF is the Fermi energy. If the
feature size of the device is comparable to de-Broglie wavelength, the electrons will
pass ballistically through the constriction and the kinetic energy of the electrons
will be quantised.
If size quantisation takes place in one spatial direction only i.e. restrict the
motion of electron in one direction, the electron system is confined to two dimen-
sions forming two-dimensional plane of electrons. If electrons are confined in a
two spatial direction, then the electron transport becomes one-dimensional, and
it is called a quantum wire. If the electrons are confined in three directions, the
electron transport becomes zero-dimensional and it is called a quantum dot.
1.2.1 Fermi Wavelength
The Fermi wavelength of electrons, λF = 2pi/kF , is the de-Broglie wavelength of
the electron at the Fermi edge. Quantisation happens when the sample length
2
is comparable to the Fermi wavelength. In a GaAs/AlxGa1−xAs semiconductor
heterostructure, the Fermi wavelength of the electron can be as big as 100 nm,
and thus can be comparable to the size of the device. The Fermi wavelength is
inversely proportional to the electron density nd where d is the dimension of the
electron transport. Taking into account the spin degeneracy of electron which
is 2 for GaAs and using the effective mass approximation, the Fermi wavelength
can be expressed as
3D : λF = 2
3
2 n
√
pi
3n3
(1.2)
2D : λF =
√
2pi
n2
(1.3)
1D : λF =
4
n1
(1.4)
Thus, the Fermi wavelength can be calculated if the electron density is known
and the electron density can be obtained using the Quantum Hall measurements.
1.3 Low Temperature Measurements
Devices have been fabricated using GaAs and AlxGa1−xAs heterostructures and
for a device to show quantum transport, it has to be cooled down below 4.2 K.
3
However, some devices pushed the temperatures limit of quantisation in GaAs/
AlxGa1−xAs heterostructures to around 40 K [6–8]. GaAs/AlxGa1−xAs het-
erostructures have been used extensively in research of mesoscopic transport. The
two-dimensional electron gas in GaAs heterostructures can have a superior qual-
ity and ultra-high mobility. The electron mean free path can exceed 120 µm at
low temperatures [9]. A technique called modulation doping laid the foundations
for achieving ultra-high electron mobilities which reduced scattering significantly
[10, 11].
The samples are cooled down because phonons and accusation scatterings
are major difficulty for electrons as it reduces greatly the mean free path of
electrons at room temperature. Optical phonons have energies around 36 meV
and are frozen out below about 30 K thus their effect is reduced by cooling down
the samples. Smaller feature sizes lead to stronger size quantisation and larger
separation between subband energy levels. Another advantage of cooling down
the device is reducing thermal smearing, quantised plateaus are visible when the
thermal smearing of the Fermi function becomes small compared to the energy
level spacing.
1.3.1 Ballistic Transport
For a device to exhibit ballistic transport, electrons have to pass from one lead
to the another without scattering and the mean free path Le is comparable or
smaller than sample length L. The mean free path is defined as the average
distance an electron travels before being scattered by large-angle scattering events
like impurity or electron-phonon interaction.
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1.4 Two Dimensional Electron Gas
Electrons can be confined within an interface between two different materials.
A two dimensional electron gas (2DEG) can be created by confining electrons
within an interface between a semiconductor and an insulator such as Si MOS-
FET (Metal Oxide Semiconductor Field Effect Transistor) which was used to
realise the first 1D devices [12, 13]. GaAs/AlxGa1−xAs heterostructures soon
dominated the research field of one dimensional devices. In 1979, Sto¨rmer et
al. had experimentally grown the first modulation-doped heterostructure using
GaAs/AlxGa1−xAs based on an idea proposed by Dingle et al. which laid the
foundation of achieving high electron mobilities [10, 11]. The term ’modulation-
doped’ means that there is a spatial separation of the doped layer from the 2DEG
by using a spacer layer in between which greatly reduces the scattering from
ionised donors and thus increases the electron mobility.
1.4.1 Wafer Growth
GaAs/AlxGa1−xAs high electron mobility transistors (HEMT) are grown using
Molecular Beam Epitaxy (MBE) technique. The subscript x refers to the mole
composition of aluminium which is present in AlxGa1−xAs which is usually 0.33 in
wafers used in this thesis. MBE growth is a sophisticated process where materials
inside the effusion cells are vaporised and directed at a heated substrate under
ultra high vacuum. The quality of the wafer grown is determined by the defects
and impurities inside the wafer. Impurities are reduced during growth by using
clean sources and extensively cleaning the MBE chamber and for growth to occur
under ultra-high vacuum. Defects occur due to lattice strain caused by displaced
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atoms within the crystal lattice. A mismatch in the lattice constants between
two materials can lead to strain or dislocations within the crystal structure at
the interface and thus it is not desirable to have the 2DEG near the interface.
AlxGa1−xAs is favoured to be used with GaAs as both materials have similar
lattice constants and very smooth interfaces can be grown on top of one another.
Figure 1.1: A schematic diagram of the layers of a typical GaAs wafer grown
using MBE where the 2DEG is formed at the interface of GaAs and AlxGa1−xAs
spacer layer.
MBE growth happens on a polished semi-insulating GaAs substrate. The
substrate is polished to provide a smooth surface. The first grown layer is a thick
GaAs buffer layer of 1000 nm thickness to separate the GaAs substrate from the
2DEG. A spacer layer of AlxGa1−xAs is grown to separate the Si donors from
the 2DEG to reduce scattering. A layer of Si-doped AlxGa1−xAs is grown where
the Si atoms are used for n-doping of GaAs material. A final thin cap layer of
GaAs is grown to protect and prevent the oxidisation of AlxGa1−xAs layer. The
2DEG is formed in the GaAs just below GaAs/AlxGa1−xAs interface as indicated
in figure 1.1.
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1.4.2 2DEG Formation
Figure 1.2: A schematic diagram of the conduction band of the GaAs/AlxGa1−xAs
heterostructure. Electrons move away from the Si doped AlxGa1−xAs layer leav-
ing behind ionised Si donors which are represented by ’+’ and d is the distance
from the heterostructure interface to the middle point of the depleted region by
charge transfer. Graph is adapted from Ref [1].
The 2DEG forms in a GaAs HEMT due to difference in the energy band gap
between GaAs and AlxGa1−xAs. The size of such a band gap can be controlled
by changing the mole fraction of Al, x in the AlxGa1−xAs layer. Electrons are
supplied by the Si dopants in the AlxGa1−xAs layer and at room temperature,
the electrons can move around and are thermally activated over the small barrier
in the conduction band into the GaAs conduction band. At low temperatures,
the electrons have lower energy and get trapped in a triangular quantum well
at the GaAs/AlxGa1−xAs interface. The triangular potential quantum well is
created due to the mismatch in the band gap between the GaAs and AlxGa1−xAs
layers as shown in figure 1.2. The electrons are free to move in the x-y plane at
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the interface however motion is restricted in the z-direction which results in the
creation of a two-dimensional sea of electrons.
1.4.3 Illumination
The illumination of AlxGa1−xAs is capable of changing the density of the 2DEG
and can be achieved by using a red LED. The presence of Si donors in the
AlxGa1−xAs layer gives rise to DX centres. The light is capable of exciting elec-
trons out of the DX centres to the 2DEG and the electrons are then trapped in
the potential well and higher density is achieved. Thus, controlled illumination
can produce a variety of electron densities and mobilities in the device.
1.5 Split-Gates Devices
The motion of electrons can be further restricted in a 2D system to create a 1D
system and the 1D devices can be realised using a ’split-gates’ where a pair of
metallic split-gates are deposited on the top of the surface of a GaAs/AlxGa1−xAs
heterostructure. The 2DEG beneath the split-gates is depleted when a negative
voltage is applied which allows electrons to move in a narrow constriction between
the two reservoirs in the 2DEG. The width of the 1D constriction can be tuned
by the voltage applied to the split-gates; smaller split-gates devices are usually
referred to as quantum point contact (QPC).
In 1986, Thornton et al. developed the first 1D devices using a pair of split-
gates [14]. In 1988, Wharam et al. [15] and van Wees et al. [16] measured the
first 1D devices using split-gates where quantised conductance in steps of 2e2/h
was observed and the measurement was done by ramping the spilt-gate voltage
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Figure 1.3: A schematic diagram of a device which contains a pair of split-gates
deposited on a GaAs heterostructure. A negative voltage is applied to the split-
gates where electrons below in the 2DEG is depleted which leaves a narrow con-
striction.
which changes the width of the channel and thus the number of occupied 1D
subbands below the Fermi energy. The conductance was measured as a function
of split-gates voltage and showed a series of quantised steps in units of 2e2/h.
Figure 1.4 shows the quantised conductance of a 1D constriction using a pair
of split-gates. Figure 1.4 a) shows a drop in conductance as the electrons start to
get depleted underneath the split-gates. The gradient of the conductance trace
changes dramatically which indicates the definition of a quasi-1D constriction in
the 2DEG. The graph shows a series of steps until the conductance drops to zero
where no more electrons can flow through the constriction. The conductance
trace includes the resistance contributions from different components in series
with the 1D constriction. The actual conductance through the 1D constriction
is calculated by removing the series resistance (2.0 kΩ). Figure 1.4 b) shows
the corrected conductance data where the series resistance is removed and the
plateaus are quantised units of 2e2/h.
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Figure 1.4: a) Conductance trace as a function of split-gate voltage ,Vsg, of a
split-gates device. Figure 1.4 b) shows the conductance trace as a function of
split-gate voltage ,Vsg, where the series resistance has been removed.
1.5.1 Device Design
The split-gates devices remain the dominate method to explore 1D systems how-
ever they are limited in exploring different density regimes and the addition of
new novel gates enhances the versatility of the split-gates device [17–19]. The
electron density of the 1D quantum wire can be independently controlled by the
addition of an extra gate to the split-gates device. These extra gates can be
placed either on the front or the back of the device and there are various possibil-
ities for where the extra gate can be placed. Figure 1.5 shows the experimental
realisation of a mid-line, top and back gates to control the carrier density in the
channel.
1. A mid-line gate
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Figure 1.5: a) shows split-gates device with a mid-line gate b) shows a split-
gates device with a top gate c) shows a chip of height 550 µm containing split-
gates devices (left); and on the right a chip thinned down to 50 µm is shown.
Metallisation is done on the back of the device for back gate electrode purpose.
2. A top gate
3. A back gate
A mid-line gate would lie on the surface of the wafer between the split-gates
and is along the transport direction which is shown in Figure 1.5 (a). It is easier
to add a mid-line gate as the patterning and metallisation of the gate happens at
the same time with the split-gates. By applying a negative potential to the gate,
electrons are repelled from the 2DEG thus changing the density in the centre of
the channel. The mid-line gate can introduce asymmetry in the channel as one
side of the channel may be depleting before the other.
The top gate can be formed on top of the split-gates by deposing an insulating
dielectric in between which is shown in Figure 1.5 (b). The top gate lies above
the split-gates and can be used to vary the carrier density of the 1D quantum
wire. The top gate requires two additional e-beam fabrication stages; one for the
dielectric deposition and another for the top gate metallisation.
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The back gate device is used to vary the 2D carrier density where the device
is thinned and a gate is deposited on the back of the device however it adds
complexity to the fabrication process and the device may become fragile (Figure
1.5 (c)). An overall back gate will deplete the entire 2DEG and therefore the 2D
resistance will increase as the back gate is made more negative. However, this
back gated technique was found to be very effective in studying interaction effects
in 1D quantum wires.
1.6 Alternative 1D systems
Different fabrication methods have been used to realise 1D systems such as top
down fabrication to create nano-wires or bottom up fabrication to create carbon
nano-tubes however the device characteristics are poor due to induced damage by
fabrication and poor lateral control [20, 21]. Other fabrication techniques were
deployed to create 1D constriction like wet etching techniques [22–24], cleaved-
edge overgrowth [25], focused ion beam implantation [26, 27], and gates patterning
using a metallic AFM tip to oxidise the surface of the semiconductor [28, 29].
These fabrication techniques create strongly confined 1D quantum wires with a
large subband spacing compared to GaAs/AlxGa1−xAs split-gates devices and
thus, quantised conductance was observed at higher temperatures up to 30 K
[23]. On the other hand, these devices tend to be more complicated to fabricate
and moreover less clean due to disorder within the channel and scattering from
the boundaries of the channel. The relative ease of fabricating split-gates devices
and higher quality with GaAs/GaAs/AlxGa1−xAs material systems ensured a
clear observation of quantised plateaus. This has therefore made the split-gates
12
technique as the most popular technique to realise 1D devices.
1.7 Outline of the Thesis
In this chapter an introduction to the field of 1D transport has been presented
which includes the experimental realisation of 1D transport using split-gates de-
vices. Chapter 2 explores further background theory in 1D transport which is
relevant to the work in this thesis. Chapter 3 presents the low-temperature equip-
ment and measurement techniques used to obtain the data presented in the thesis.
Chapter 4 presents the fabrication processes for devices used for measurements
in this thesis and the optimisation of NiAuGe Ohmic contacts. The experimental
data are presented in chapters 5 and 6. Chapter 5 presents measurements using
novel mid-line gated split-gates devices in which the two laterally positioned 1D
wires were attempted to be created in a single 2DEG and manipulating the wave
function mixing. Chapter 6 presents the two coupled one dimensional wires where
crossing and anti-crossing of the subbands occur and a section on the back gated
split-gates devices has been presented. In the last chapter 7, conclusions from
the two experimental chapters are presented and also future work is suggested.
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Chapter 2
Theoretical Review of 1D Quan-
tum Transport
2.1 Electron Transport in Metals
Transport of electrons in metals can be described using the Drude model which
was proposed by Paul Drude in 1900 [30, 31]. The conductance G can be defined
as
G =
σA
L
(2.1)
where A is the cross section of the metal, σ is the Drude conductivity and L is
the length of the metal. The Drude conductivity can be expressed as
σ = eneµ =
nee
2τ
me
(2.2)
where e is electron charge, µ is the electron mobility, ne is the density of
electrons, L is the average free time before electrons are scattered. The Drude
model can describe the diffusive transport of electrons since electrons collide many
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times and at random through the metal. However, the Drude model fails to
describe electron transport in a one-dimensional wire since there is no scattering
between electrons as the size of the 1D constriction is much smaller than the mean
free path of electrons and electron is in ballistic transport regime. A model to
describe the behaviour of electrons in 1D wires was needed like Landauer-Bu¨ttiker
model.
2.2 Density of States
The density of states is a crucial aspect of an electron system as it determines
the transport properties of the system. The density of states depends on the
dimensionality of system. The density of states is defined as the number of
available eigenstates in a given energy space from E to E + dE per unit volume.
Dn(E) =
dΩn(E)
dE
(2.3)
where Ω is the energy carrier probability density. For 3D bulk density, the
probability density of state g(k) with units of probability per unit k
g(E) = g(k)
dk
dE
(2.4)
Given that
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k =
√
2m∗E
~2
and
dk
dE
=
1
2
√
2m∗
~2
1√
E
(2.5)
thus
g3(E) =
k2
pi2
L3
dk
dE
=
L3
2pi2
(
2m∗
~2
)√
E (2.6)
Dividing the result of the equation above by the real space volume L3, the density
of states in bulk semiconductor
D3(E) =
1
2pi2
(
2m∗
~2
) 3
2 √
E (2.7)
For 2D dimensional systems, the probability density per unit k can be expressed
as
g(k) =
(
k
pi
)
L2 (2.8)
and substituting the result above in equation (2.4) and (2.5)
g2(E) =
(
m∗
pi~2
)
L2 (2.9)
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and the density of states for 2D systems can be expressed as
D2(E) =
g(E)
L2
=
(
m∗
pi~2
)
(2.10)
For 1D dimensional systems, the probability density per unit k can be ex-
pressed as
g(k) =
L
pi
(2.11)
and substituting the result above in equation (2.4) and (2.5)
g1(E) =
L
2pi
√
2m∗
~
1√
E
(2.12)
and the density of states for 1D systems can be expressed as
D1(E) =
2g(E)
L
=
1
pi
√
2m∗
~2
1√
E
(2.13)
Figure 2.1 shows the density of states of semiconductor with 3, 2, 1 and 0
degrees of freedom for electron transportation. Systems with 2, 1 and 0 degrees of
freedom are called quantum well, quantum wires and quantum dots respectively.
Table I summarizes the equations of density of states, dispersion relation and
Fermi wavelength for 3, 2 and 1 degrees of freedom.
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Figure 2.1: Schematic diagram of density of states, D(E), as a function of energy,
E, for different degree of freedom of dimensions.
Degrees of freedom
Dispersion
(kinetic energy)
Fermi
Wavelength, λF
Density of states, D(E)
3 (Bulk) E = ~
2
2m∗ (k
2
x + k
2
y + k
2
z) λF = 2
3
2 n
√
pi
3n3
D3(E) =
1
2pi2
(
2m∗
~2
) 3
2
√
E
2 (Quantum Well) E = ~
2
2m∗ (k
2
x + k
2
y) λF =
√
2pi
n2
D2(E) =
g(E)
L2
=
(
m∗
pi~2
)
1 (Quantum Wire) E = ~
2
2m∗ (k
2
x) λF =
4
n1
D1(E) =
2g(E)
L
= 1
pi
√
2m∗
~2
1√
E
Table I: shows the density of states for semiconductor with 3, 2 and 1 degrees of
freedom for the prorogation of electrons. The dispersion relations are assumed to
be parabolic.
2.3 Quantisation of Conductance in 1D system
A simplified derivation in a perfect 1D channel where subbands are non-interacting
and will not scatter. Consider the current due to single 1D sub-band labelled i
between two perfect leads [15, 32]
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Ii = neδv (2.14)
where n is the number of carriers per unit length in the subband, e is the charge
of electron, δv is the increase in electron velocity acquired on passing through the
1D constriction. The density of states in 1D wire Dn(E) as function of energy is
given by
g1(E) =
gs
2pi~
√
2m∗
~
1√
E
(2.15)
where gs is the spin degeneracy, and m
∗ is the effective mass. Integrating to
obtain the number of carriers gives
n =
∫ EF
0
N(E)dE =
gs
pi~
(√
m∗EF
2
)
=
gsm
∗vF
2pi~
(2.16)
where EF is the Fermi energy and vF the corresponding Fermi velocity. Ob-
taining vF as a function of the applied voltage V
eV = m∗vF δv +
1
2
(vF )δv
2 (2.17)
For the case vF  vF , the increase in velocity is given by
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δv =
eV
m∗vF
(2.18)
Substituting equations (2.16) and (2.18) into equation (2.14) gives
Ii =
gse
2V
2pi~
(2.19)
The conductance , G = I/V , can be expressed as
Gi =
2e2
h
(2.20)
where Gi is the conductance from a single sub-band and gs = 2 for electrons.
Assuming that subbands are non-interacting and will not scatter, the total con-
ductance is given by
G =
m∑
N
Gi =
2e2
h
N (2.21)
where the summation is over all N occupied subbands.
2.3.1 The Landauer-Bu¨ttiker Formalism
Landauer had showed in 1957 that conductance of an ideal conductor can be
expressed as a function of the transmission and reflection probabilities at a
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barrier[33, 34]. In the last section, it was assumed that a perfect 1D conduc-
tor was used as there were no constrictions or a potential barrier between the
drain and source reservoirs. In an actual 1D device, the electrostatic potential
confining generated by split-gates and the potential in the 2DEG varies smoothly
as a function of position. Later, Bu¨ttiker had presented a model of the conduc-
tance of a system which contains ideal leads. He assumed that the leads are
weakly coupled to the reservoir and therefore the potential considered are those
of the leads, µs and µd [35].
G =
2e2
h
T
R
(2.22)
where T is transmission coefficient, µs and µd are the chemical potentials
of the electrons in reservoirs and R is the reflection coefficients. In a perfect
transmission T = 1 and R = 0, the conductance becomes to infinity. However,
Imry had modified the Landauer formula so that the chemical potentials µs and
µd of the electrons in the reservoirs are actually measured [36].
G =
I
µS − µD =
2e2
h
T (2.23)
Hence, the conductance remains finite even for a perfect transmission T=1.
The finite conductance is considered to be the sum of two contact resistances
which exist between each of the 1D leads and the reservoirs to which they are
connected.
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2.4 Confinement Potential in 1D
The most simple model to describe the potential of the 1D confinement by split-
gates is the a parabolic or square well. The Schro¨edinger equation describing the
electrons can described as
− ~
2
2m
d2Ψ
dx2
+ V (x)Ψ(x) = EΨ(x) (2.24)
where V (x) is the confining potential V (x) along the x-direction. For a square
well with width L, the confining potential can be expressed as
V (x) =
 0 |x < L|∞ |x > L| (2.25)
Solving the Schro¨edinger equation, the energy can be expressed as
En =
h2n2
8mL2
(2.26)
The confinement potential V (x), for a parabolic well with angular frequency
ω that defines the parabola can be expressed as
V (x) =
1
2
mω2x2 (2.27)
Solving the Schro¨edinger equation which has a solution in the form of Ψ(x) =
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Ce(−αx
2/2) where C is dimensionless coefficient, the energy can be expressed as
E = (n+
1
2
)~ω (2.28)
Figure 2.2 shows the solution of the wave-functions for 1D harmonic oscillator
and the energy levels. The square of the wavefunction indicates the probability
of finding the harmonic oscillator.
Figure 2.2: A schematic diagram of a parabolic one dimensional potential well
with first four allowed energy levels.
The confining potential of 1D system is important as it determines the sub-
band energy levels of the system [37–39]. Wharam et al. measured the potential
in the one dimensional channel in a split-gates device. They reported that a
confinement potential where it was flat in the middle and with parabolic walls is
more accurate than the parabolic potential [40]. Better models of confinement
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were proposed which proposes a smooth and gradual transition of the confinement
potential from 2DEG to the 1D system [41].
2.4.1 Saddle Point Approximation
Conductance increases as a step function when the subbands are occupied in an
ideal 1D wire. The conductance in a real device increases as smooth monotonic
risers and this is the result of quantum tunnelling of electrons and the conductance
curve gives an important information about the shape of the potential inside
the 1D wire. Bu¨ttiker presented an approximation to the potential inside 1D
constriction as a saddle-like potential which is given by [42]
V (x, y) = V0 − 1
2
m∗ω2xx
2 +
1
2
m∗ω2yy
2 (2.29)
where V0 is the electrostatic potential at the saddle point and ωx and ωy
represents the curvatures of the potential in the x and y directions.
The effective potential can be expressed as a band bottom of the subband
in the region of the saddle point and in the absence of quantum tunnelling, the
channel has a threshold energy
En = V0 − ~ωy(n+ 1
2
) (2.30)
where the channel with energy below the Fermi energy are open, and the
channels with energy E above the Fermi energy are closed. Quantum mechanical
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tunnelling and reflection introduces partially transmitted modes and the trans-
mission and reflection at the saddle allows for channels which are neither com-
pletely open nor closed which permit transmission with a probability function of
Tn,m. The transmission probability Tn,m is calculated and can be expressed as
[43]
Tn,m = δn,m
1
1 + e−pin
(2.31)
and the total conductance is given as a the summation of the transmission prob-
abilities for each mode
G = N
e2
h
∑
Tn,m (2.32)
where n and m denote the incoming and outgoing modes. As a consequence,
the shape of the saddle-point potential has a significant impact in determining
the shape and the quality of the conductance plateaus. For a quantum wire
quantisation will not occur if the ratio ωy
ωx
< 1 is less than one. When the
confinement is symmetric ωy
ωx
= 1, plateaus start appearing in the conductance
curve and as the ratio increases ωy
ωx
> 1, the quality of the plateaus increases and
they become longer and flatter.
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2.5 1D transport in a Magnetic Field
Applying a magnetic field lifts the spin degeneracy of the 1D subbands, causing
additional half integer plateaus to appear in the conductance as multiples of
e2
h
[15, 44]. When applying a magnetic field, the 1D subbands split by an amount
equal to the Zeeman energy, 2gµbSB, where µb is the Bohr magneton, g is the
Lande g-factor, B is magnetic field and S is the spin angular momentum S=1
2
.
Applying a magnetic field B changes the Hamiltonian operator and the Hamil-
tonian is, [45]
H =
(P + eA)2
2m∗
+ V (2.33)
where V is an arbitrary confinement potential, The energy level of the nth 1D
subband splits into
En,↑ = En(B, V ) + gµBB/2 (2.34)
En,↓ = En(B, V )− gµBB/2 (2.35)
where spin-down is represented by ↓ which is lower energy subband and spin-
up ↑ subband is represented by ↑ which is the higher energy subband. En(B, V )
produces different effects which is dependent on the orientation of the magnetic
field. The Landau gauge changes depending on the magnetic field orientation and
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gives rise to new effective potentials with contributions from the lateral electrical
confinement as well as the magnetic field confinement. There are three magnetic
field orientations which are: B perpendicular to the plane of the 2DEG, B = (0,
0, Bz), B in-plane and parallel to the 2DEG, B = (Bx, 0, 0), and B in-plane
but perpendicular to the 2DEG, B = (0,By, 0). Titled angles can also be used
to examine more complex behaviour where the 2DEG is at angle with the three
basic orientations.
2.5.1 Perpendicular Magnetic Field
The application of a perpendicular magnetic does not effect motion in the z-
direction which is the axis normal to the 2DEG however it will couple motion in
the x-y direction causing electrons to move in cyclotron motion in the plane of
the 2DEG. The axis of the quantum wire is along the x-direction and the wire
is confined in the y-direction. In the absence of a magnetic field and assum-
ing a parabolic confinement potential for 1D lateral confinement, the 1D energy
subbands are expressed as
Ekx,n =
~2k2x
2m∗
+ (n+
1
2
)~ω0 (2.36)
where ω0 is the electrical field. Choosing the gauge A= (−By, 0, 0) gives
rise to an effective potential that includes both lateral electrical confinement
and magnetic field confinement and the 1D magneto-electrical subbands can be
expressed as [46, 47]
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Ekx,n =
~2k2x
2m∗B
+ (n+
1
2
)~ω (2.37)
where
ω = (ω20 + ω
2
c )
1/2 and m∗B = m
∗ω2/ω20 (2.38)
2.5.2 In-plane Magnetic Field
Applying an in-plane magnetic field causes more complicated effects than the
perpendicular magnetic field. The Zeeman splitting occurs independent of the
field direction and it lifts the spin degeneracy of the 1D wire.
2.5.2.1 In-plane Magnetic Field Parallel to the Quantum Wire
Assuming a parabolic confinement potential for the 2DEG and 1D confinement,
V (y, z) = 1
2
ω2yy
2 + 1
2
ω2zz
2 and using gauge A=(0,−zB/2,yB/2) for B = (Bx, 0,
0), the 1D magneto-electrical subbands can be expressed as [45, 46, 48]
Ekx,m,l =
~2k2x
2m∗
+ (l +
1
2
)~ω1 + (m+
1
2
)~ω2 (2.39)
where
ω21,2 =
1
2
(ω2‖ + ω
2
y + ω
2
z ±
√
(ω2‖ + ω
2
y + ω
2
z)
2 − ω2yωz (2.40)
where ω‖ = eB‖/m∗ and the energy levels of the electrons are labelled by two
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quantum numbers l and m which represents the two confinement directions in the
y and z directions. The magnetic field couples the subbands of the 2DEG and 1D
constriction into ~ω1 and ~ω2. The subbands energy of the 1D wire ~ω1 decrease
as the magnetic field is increased which is called the diamagnetic shift. From
equation (2.40), the diamagnetic shift reduces the subband spacing of 1D wire
which causes Zeeman crossing at lower magnetic fields [48]. At high magnetic
fields, Landau levels will be formed in the 2DEG and 1D subbands will evolve
into a Landau level. The term ~ω2 can be neglected in 1D transport.
2.5.2.2 In-plane Magnetic Field Perpendicular to the Quantum Wire
If the magnetic field is perpendicular to axis of the 1D quantum wire and the
2DEG, B = (0, By, 0) and assuming a parabolic confinement potential for the
2DEG and 1D confinement, the 1D magneto-electrical subbands can be expressed
as [48, 49]
Ekx,m,l =
~2k2x
2m∗(1 + (ωc
ωz
)2)
+ (l +
1
2
)~ωy + (m+
1
2
)~
√
ω2z + ω
2
c (2.41)
The magnetic field does not change the subband spacing of 1D wire. It should
be noted that the effective mass now is magnetic field dependant.
2.6 Non-linear Transport
Transport measurements of 1D systems are usually made in the linear transport
regime where the ac voltage applied is an order of magnitude smaller than the
energy spacing of the 1D subbands. The measurement performed on the system
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should not perturb it. A large dc voltage (source-drain bias) can be applied in
addition to the small ac excitation voltage to the sample between the source and
drain reservoir. The voltage bias applied across the quantum wire perturbs the
electrons in the 1D constriction and interaction effects appear. These non-linear
conductance measurements can be used to find the 1D subband spacing.
Glazman and Khaetskii in 1989 explored the non-linear transport regime
under finite source-drain voltage and predicted the appearance of half integer
plateaus [50]. Kouwenhoven et al. experimentally measured the I-V character-
istics of quantum point contacts in a non-linear regime [51]. Later, Patel et al.
observed the appearance of half-integer plateaus in the conductance traces of
1D wires[52, 53]. Martin-Moreno et al. presented a theoretical framework for
describing the conductance in the non-linear regime of transport defined by a
saddle-point potential [54].
Assuming that the dc source-drain bias Vsd dropped at the bottleneck of the
quantum wire constriction is linear and drops by the amount βeVsd, the source
and the drain chemical potentials can be expressed as
µs = EF + βeVsd (2.42)
µd = EF − (1− β)eVsd (2.43)
where EF is the Fermi energy of the quantum wire and 0 ≤ β ≤ 1. It is assumed
that β = 1/2 for a symmetric voltage drop across the 1D constriction [50]. The
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total current can be expressed as [50]
In(Vsd) =
2e
h
[∑
ns
(EF + βeVsd − En)Tn −
∑
nd
(EF + (1− β)eVsd − En)Tn
]
(2.44)
where En is the subband energy and Tn is the transmission probability. As-
suming Tn = 1, the The differential conductance can be expressed as
G =
dI
dVsd
=
2e2
h
[βns + (1− β)nd] (2.45)
where ns is the number of subbands such that Ens < µs < Ens+1, and nd is the
number of subbands such that End < µs < End+1. The differential conductance
consists of the number of subbands from the source as well as the number of
subbands from the drain that are occupied by electrons. From equation (2.45), it
can be deduced that each time a subband crosses either µs or µd, the conductance
increases by 0.5(2e2/h).
Figure 2.3 shows that source-drain dc bias Vsd shifts the position of µs and
µd relative to each other by −eVsd. Figure 2.3 (a) shows when Vsd is less than
the subband spacing of the 1D wire, the channel is conducting N modes in each
direction and the differential conductance can be expressed in multiples of G =
2e2
h
N . Figure 2.3 (b) shows when Vsd is increased, the transmission coefficient
T(E) is N+1 for current at µs but is N at µd, the differential conductance can be
expressed in multiples of G = 2e
2
h
(N+1/2). Figure 2.3 (c) shows as the case where
Vsd is increased further and eVsd will reach the subband energy of the 1D wire.
The transmission coefficient T(E) is N+2 at µs and N at µd, so the differential
conductance can be expressed in multiples of G = 2e
2
h
N where integer plateaus
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Figure 2.3: Schematic diagram of dispersion relation of three 1D subbands and
chemical potentials of the source and the drain reservoirs when varying source-
drain dc bias Vsd, is applied.
are observed.
2.7 Electron-Electron Interactions
The discussion in thesis so far of 1D transport of electrons has ignored electron-
electron interactions in the 1D quantum wire. Quantisation of conductance in
1D wires in terms of 2e2/h can be described in terms of a non-interacting model.
However, the non-interacting model fails to account for anomalies in conductance
such as the 0.7 structure which arise from many-body interactions.
The Hamiltonian of a many-body interacting system which includes the po-
tential from the fixed nuclei in the crystal and the Coulomb repulsion between
the electrons can be expressed as
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H = −
∑
i
~2
2me
∇2i −
∑
i,I
Ze2
|ri −RI | +
1
2
∑
i 6=j
e2
|ri − rj| (2.46)
where Z is the charge on the nuclei, me is the mass of the electron and RI is
the position of the I th nuclei.
Approximations were developed to treat the effects of the nuclei in crystalline
structures such as the Bloch theorem and the effective mass approximation and
the effects of nuclei can be simplified as an external potentia acting on the elec-
trons.
The electron-electron interaction term can be approximated as an potential
from the charge of other electrons which is called the Hartree-Fock approximation.
The total wavefunction of electrons can be written as a Slater determinant to
satisfy Pauli exclusion principle and minimise the energy
Ψr1,r2,...,rN =
∣∣∣∣∣∣∣∣∣∣∣∣∣
ψ1(r1) ψ2(r2) · · · ψ1(rN)
ψ2(r1) ψ2(r2) · · · ψ2(rN)
...
...
. . .
...
ψN(r1) ψN(r2) · · · ψN(rN)
∣∣∣∣∣∣∣∣∣∣∣∣∣
(2.47)
It can be shown that the Schro¨dinger equation of a single electron in a many-
body state where rm is the position of i
th electron [55–57],
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[
~2
2me
∇2m +
∑
Ri
−Ze2
|rm −Ri|
]
Ψi(rm)
+
[∑
i,j
e2
∫
Ψ∗j(rn)Ψj(rn)
|rm − rn| drn
]
Ψi(rm)
−
[∑
i,j
e2
∫
Ψ∗j(rn)Ψi(rn)
|rm − rn| drn
]
Ψj(rm) = EiΨi(rm)
(2.48)
where me is the mass of the electron, Z is the charge on the nuclei, and Ri is
the position of the I th nuclei. The first term describes the Hartree Hamiltonian
for non-interacting electrons and the second term describes the electron-electron
interaction wave function. The last term of the equation (2.48) is the exchange in-
teractions terms. The exchange term lowers the total energy and acts on electrons
with the same spin. The exchange interaction aligns the electrons of the same
spin due to Pauli exclusion principle and and so the Coulomb energy between the
electrons is lowered.
2.8 Spin-Incoherent Transport
Luttinger liquid (LL) can be formed when electron-electron interactions are dom-
inant and its behaviour varies from Fermi liquid. A major characteristic of Lut-
tinger liquid is charge-spin where spin and charge modes have different group
velocities to transport through the quantum wire. The conductance of the Lut-
tinger liquid can change as a function of temperature and interactions [24]. When
the energy of the spin excitation Espin is exponentially suppressed relative to that
of the charge excitation Echarge and the thermal energy kBT lie between the two
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energies such that Espin  kBT  Echarge, only the charge excitations are trans-
mitted, giving rise to the spin-incoherent Luttinger liquid which is different from
a normal Luttinger liquid.
In 2004, Matveev laid the theoretical foundations the spin-incoherent Lut-
tinger liquid. He proposed that a Winger crystal with exponentially small ex-
change coupling J of neighbouring electrons is spontaneously formed in a quan-
tum wire when the carrier density is extremely low, i.e., ne  1/aB, where ne is
the carrier density and aB is the Bohr radius [58, 59]. In this regime the elec-
tron spins are expected to give rise to a temperature-dependent resistance, which
decreases exponentially with decreasing temperature and vanishes at T = 0. A
spin-incoherent Luttinger liquid is characterised by the fact that if the tempera-
ture is higher than the characteristic spin scale and less than Fermi energy, spin
becomes totally incoherent at a finite temperature while charge remains close to
its ground state [60]. Such a system has distinction of having spin modes as well,
therefore the conductance measurement shows plateau at e2/h rather than the
usual 2e2/h [59, 61].
2.9 Spin polarisation in Quantum Wires
In 1D systems, Berggen et al. proposed that a large exchange interaction can
occur when the Fermi energy passes through the subband threshold energies and
drives a large subband splitting both in 1D wires [62]. The spontaneous spin
polarisation which is dominated by exchange interactions was predicted to give
rise to a spin-polarised at 0.5(2e2/h) as only the spin down electrons transmit
through the quantum wires. Thus, the spin polarisation of 1D subbands can
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occur even in the absence of a large magnetic field in the lower subbands at low
electron densities [62].
The calculations done by Berggen et al. at B = 0.01 T for an infinitely long
quantum wire in the presence of in-plane magnetic field. At low densities, the 1D
wire can be fully spin polarised and the first conductance plateau is expected at
0.5(2e2/h). When spin polarisation occurs as the density is decreased by sweeping
the gates, the effective transmission barrier becomes different for the two spin
directions [63]. When spin polarisation occurs at low densities, the conductance
should be equal to or larger than 0.5(2e2/h) but the exact value may be device
dependent. The spin splitting is caused by the exchange potential and not by
the Zeeman splitting. Berggen et al. have done further calculations using a
finite-length 1D quantum wire instead and also the potential was modelled as a
saddle-point and it confirmed that spin polarisation occurs as the electron density
is lowered and thus the effective barrier height is different for spin up and spin
electrons [63, 64].
2.10 Summary
This chapter has given an introduction to different aspects of theory work rele-
vant to the work presented in the thesis. Additional theory specific to the work
presented in individual chapters is presented at the beginning of each chapter.
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Chapter 3
Measurement Techniques and Ap-
paratus
3.1 Introduction
Transport measurements in quasi-1D quantum wires are usually performed by
measuring the conductance by applying a differential voltage across the 1D wire.
To create a quasi-1D constriction, a negative voltage is applied to the arms of
the split-gates. The width of the 1D wire can be changed by tuning the negative
voltage applied to the split-gates. Typical quasi-1D wires usually have subband
spacing of around 1-5 meV therefore for the quantised plateaus to be observable
measurement parameters such as noise, temperature and excitation voltage should
be comparable or less than the subband spacing of the 1D wire.
The thermal energy, kT , at room temperature is around 25.7 meV and thus
thermal broadening of the Fermi level will destroy any quantisation of plateaus
and any phenomena due to electron-electron interactions which have energies
smaller than the subband spacing. Thus, samples should be cooled down to
milli-kelvin temperatures in order to observe the quantum effects. In this thesis,
apart from differential conductance measurements, other measurement methods
have been performed to characterise 1D wires such as temperature and magnetic
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field dependence effects and subband spectroscopy using a dc source-drain bias
method. The devices were initially tested at 2.4 K before loading in a dilution
refrigerator for further detailed measurements.
3.2 Low-temperature Measurements
3.2.1 Cryogenic Liquids
Devices can be tested at lower temperatures by immersing them in cryogenic liq-
uid like liquid nitrogen (77 K) or liquid helium (4.2 K) using a home-made probe.
At liquid nitrogen temperature (77 K), the resistance of the Ohmic contacts can
be measured to check the reliability of the contacts where the two-dimensional
electron gas has been formed. Lower temperatures can be accessed by either
immersing the device in liquid helium (4.2 K) or using a cryogen-free (2.4 K) as-
sessment cryostat to test the samples (see figure 3.1 (b)). At lower temperatures,
the split-gates devices can be tested by sweeping the split-gates using negative
voltages to see if a 1D wire has been created. The quantised plateaus are usu-
ally not visible for split-gates devices as the temperature is high due to thermal
broadening. Additional gates patterned on the device to control the density of
the wire like a mid-line gate, top gate or a back gate can also be tested. At this
assessment stage, the devices are also tested for any possible leakage through the
gates and contact resistance of the Ohmics with the 2DEG. If the device shows
basic appreciable characteristics and most gates are working, the sample is ready
for detailed measurements at dilution temperatures.
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3.2.2 3He/4He Cryostat
Temperatures sub 4.2 K can be achieved by using a multi-stage pulse tube refrig-
erator and helium gas. Oxford Instruments Teslatron cryostat works by having
a pulse tube that cools down the system and transfers heat outside the system.
Helium gas is usually compressed in an external compressor to avoid mechanical
noise and the gas is sent back into the pulse tube. The pulse tube can get the cold
plates in the cryostat to temperatures less than 4.2 K and in addition the cryostat
has a separate 4He cooling circuit that brings down the base temperature to 1.5
K. The boiling point of liquid helium varies depending on the pressure and at 1
atm liquid helium-4 has a boiling point of 4.2 K and reducing the vapour pressure
will lower the liquid helium boiling point. A rotary pump can be used to achieve
this by pumping the helium gas above the helium liquid and thus cooling the
system down to 1.5 K. By using He-3 gas which has a lower boiling point instead
of He-4, a lower temperature down to 300 mK can be achieved using Heliox He-3
insert probe. The Heliox probe works by continuous pumping of the condensed
3He vapour thus reducing the vapour pressure and lowering the temperature to
reach a base temperature of 300 mK. The advantages of a Helium-3 system is
that it is easy to use and has a quicker sample turn-around time than a dilution
refrigerator. The Teslatron cryostat contains a superconducting magnet, capable
of reaching a magnetic field of 8 T. The temperature of the system can be set to
any temperature using heaters placed near the samples at the cold finger.
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3.2.3 The Dilution Refrigerator
The dilution refrigerator is an advanced, sophisticated piece of engineering and
can have a base temperature of 10 mK. The dilution refrigerator works by using a
mixture of 3He and 4He and when it is below a critical temperature (870 mK), it
separates into two phases; the concentrated phase which is a rich 3He phase and
a mixed 3He/4He phase. The dilution refrigerator operates by 3He diffusing from
the pure phase into the mixed phase in a mixing chamber and this has a cooling
effect as the dilution is an endothermic process. He-3 is then extracted as a gas
from the chamber and then re-condensed and re-injected into the pure phase in
a closed cycle to provide continuous cooling in the fridge. The results presented
in this thesis were measured in a cryogen-free dilution refrigerator with a base
temperature below 10 mK with a superconducting magnet capable of a maximum
field of 14 T (see figure 3.1 (a)). The sample sits in vacuum and it is not immersed
in 3He/4He mixture and the thermal contact with the mixing chamber is made
through the wiring in the system. The base temperature was measured to be 10
mK and the corresponding electron temperature was estimated to be 70 mK.
3.2.3.1 The Sample Holder
The sample holder consists of an LCC (leadless ceramic chip) open top socket
holder which provides easy loading of the device and high spring force of pins
assure excellent side contact with the LCC. The pins of the LCC socket are then
soldered to a custom PCB board and connected to a nano-cinch connector. All
connectors and the gold plating of the PCB are non-magnetic (nickel-free) to
prevent magnetic hysteresis when magnetic field is applied. The sample holder
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Figure 3.1: a) A photograph of the cryogen-free dilution refrigerator, Triton-400
which has 52 dc lines and 8 RF lines and a base temperature of 8 mK. b) A
photograph of the cryogen-free cryostat, Oxford He-4 system which has 24 dc
lines and 4 RF lines and a base temperature of 2.4 K.
design was compact enough to fit into the sample space inside the puck. The
sample holder is extremely versatile and could be used to measure samples in
both in-plane and perpendicular magnetic field orientations to performing RF as
well as dc measurements. Also, a red LED is placed opposite to the sample for
illumination of the device. The sample holder was made from oxygen-free copper
which is less likely to oxidise and degas than normal copper. Figure 3.2 (b) shows
a 3D prototype of the sample holder design that fits inside the puck.
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Figure 3.2: An image showing the design of the puck that fits in the cryogen-
free dilution refrigerator, Triton-400 which has 52 dc lines and RF lines. b)
the schematic diagram of the sample holder in both in-plane and perpendicular
magnetic field orientations.
3.2.4 Electrical Measurements
1D devices are characterised at low temperatures using electrical measurements.
To observe quantum effects, it is essential to keep the voltage and currents quite
low, typically I = 10 nA, and V = 10 µV so the energy scale of 1D wire is not
exceeded and a small excitation is important to avoid any significant electron
heating. The electrical noise can be eliminated greatly by using phase-sensitive
detection of a sinusoidal excitation. A lock-in amplifier consists of a detector
coupled to a narrow-bandwidth low pass filter that can extract a signal with a
known carrier waveform from a very noisy signal. As a result, noise elsewhere in
the power spectrum can be largely eliminated.
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3.2.4.1 Two-terminal measurements
Figure 3.3: Electrical circuit of a typical two-terminal differential conductance
measurement where the current is measured as a function of gate voltage. The
source-drain bias, Vsd, is usually set to zero but a finite bias may be applied in a
source-drain bias measurement.
The data presented in the thesis is obtained using a two-terminal measurement
circuit as shown in figure 3.3. A potential divider circuit is used to set the
voltage across the sample to a constant value of 10 µV. After the current passes
through the sample (∼ 10 nA), it is amplified using a current to voltage pre-
amplifier. Then, the output voltage from the current pre-amplifier is fed to a
lock-in amplifier, which detects the signal at a given reference frequency of 77 Hz.
This signal is passed to a measurement computer over a GPIB interface. Since
the bias voltage is constant, it is proportional to the conductance of the sample as
well as a series resistance contribution. The circuit can be calibrated by using a
resistor of a known value instead of the sample usually a 10 kΩ resistor. The signal
measured by the lock-in amplifier is then scaled so the signal corresponds to the
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conductance in units of µS. Dc-bias measurements can be performed by adding
a dc signal to the excitation voltage at the potential divider using additional
circuitry. A DAC is used to provide a split-gates voltage to control the carrier
density inside the quantum wire. RC filters, which normally consist of two 1
MΩ resistors and one 0.1 µF capacitor are connected between the DAC and the
sample to cut off high-frequency noise.
3.2.4.2 Series Resistance
When using the two-terminal measurement technique, the measured signal in-
cludes the resistance of the connecting wires, the 2DEG, resistors in filters, and
Ohmic contacts. In order to determine the actual 1D conductance, it is impor-
tant to remove the contribution of all additional resistances in series with the 1D
wire. The Ohmic contacts are considered to be the highest contributors to series
resistance. The conductance of the 1D wire in units of 2e2/h is given by
G =
1
( 1
Gm
− 1
Rs
)× 77.27× 10−6 (3.1)
where Gm is the measured conductance, and Rs is the series resistance and the
value of Rs is chosen at definition of 1D wire. The subtraction of series resistance
will make the quantised plateaus align to their known quantised values known
as the quantum resistance. An approximation of the value of Rs is given by the
resistance of the sample when no voltage applied to the gates. Alternatively, a
value of Rs can be chosen which best aligns the conductance plateaus to their
known quantised values
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3.2.4.3 Four-Terminal Measurements
Figure 3.4: Four-terminal measurement measurement circuit where transverse
(Vxy) and longitudinal (Vxx) voltages are measured which show the Quantum Hall
effect and Shubnikov-de Haas oscillations. Optionally, the current can monitored
by measuring the voltage across a 10 kΩ resistor.
A four-terminal measurement removes the need to correct the series resistance
as the current is passed through the 1D quantum wire and then using separate
probes to measure the voltage dropped across the wire where no current flows.
The four terminal measurement set up can be used for magnetotransport mea-
surements such as Quantum Hall and Shubnikov-de-Haas oscillations. The Hall
bar is connected in series with a very large resistance 100 MΩ where the constant-
current approximation holds true as the resistance of the Hall bar remains low in
comparison to the resistor used and therefore current remains constant around
10 nA.
Figure 3.4 shows a four-terminal measurement circuit and the resistance across
the sample is measured directly. The Hall (Rxy) and longitudinal (Rxx) resistances
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of a 2DEG are measured using separate lock-in amplifiers which show the Quan-
tum Hall effect and Shubnikov-de Haas oscillations. The carrier density (n2D) of
the 2DEG in the GaAs heterostructure can be extracted from the slope of the
Hall resistance using
n2D = j
2eB
h
(3.2)
where e is the charge on an electron, B is the magnetic field and j is the filling
factor. Optionally, the voltage across a 10 kΩ output resistor can be monitored
to check that the current is indeed constant and this method is not routinely used
to measure 1D systems as the sample resistance increases towards pinch off so a
large voltage is dropped across the device.
3.2.4.4 Noise Reduction Techniques in electronic systems
Noise reduction and elimination is extremely vital for sensitive low-temperature
measurements. The lock-in technique reduces the noise in the measured signal
greatly by detecting the signal at a specific frequency and eliminates the rest of
the signal from the spectrum. The signal frequency of the source-drain voltage
is chosen to be far from the mains frequency which is 50 Hz and its higher har-
monics. The output signal should be checked using a spectrum analyser before
measurements are carried out to check for noise in the circuit. 50 Hz and RF
noise are considered to be the main source of noise in the electrical measurement
system. The laboratory was designed in such a way that the entire laboratory was
contained in a Faraday cage. RF tests were done in the lab and the surrounding
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areas and it was found to have a minimum presence of RF frequencies and com-
paratively lesser 50 Hz presence than the open area on Gordon Street. RF noise
leads to heating up of electrons and thus increases effective electron temperature.
50 Hz (and higher harmonics) noise arises from ground loops and electronic equip-
ments being connected to the mains. Ground loops can often lead to significant
noise levels and to ensure that these did not occur all electronic equipment and
the cryostat were floated with the exception of the oscillator which was earthed to
the mains earth via a filtered supply. Ground loops can be eliminated by ensuring
that there is a common ground for all the measurement instruments and placing
an isolating transformer between the electronic rack and the power supply. Also,
a low resistance clean earth rod needs to be installed and the earthing rod needs
to be placed deep in the ground and away from other earthing rods. All such
requirements were taken care of, and the laboratory had a dedicated clean earth
bar. Special care was taken by having independent power lines for non-essential
items such as pumps to save devices from blowing up. In addition, low-pass RC
filters should be connected between the gates and the voltage sources to remove
any RF noise.
3.2.4.5 Measurement Apparatus Data Acquisition and Analysis
Several pieces of electronic equipment were used to obtain the data presented in
the thesis. Sinusoidal excitation at 77 Hz was generated using a Krohn-Heit 4402b
ultra-pure sine wave analogue signal generator. Digital lock-in amplifiers (Signal
Recovery model 7265) were used in the course of this work. Different types of
pre-amplifiers were used, depending on the measurement set-up. For current-to-
voltage amplifiers, a Stanford Research systems low-noise current pre-amplifier
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model SR570 was used. For voltage measurements, a Stanford Research systems
low-noise voltage model SR560 differential-voltage pre-amplifier was used. To
provide dc voltages for the gates and a source-drain bias, a national instruments
9269 four-channel 16-bit resolution digital-to-analogue converter was used with
an output voltage range of up to ± 10 V. For dc voltages beyond 10 V, a Keithley
Model 2636B system SourceMeter was used with an output voltage range of up to
± 200 V. Temperature measurement and control was done by a Lake Shore 370
AC resistance bridge. The magnet in the cryostat was controlled by an Oxford
Instruments mercury ips superconducting magnet power supply.
3.2.4.6 Data Acquisition and Plotting
All measurement instruments were connected to dedicated measurement com-
puter and controlled through a GPIB interface using National Instruments Lab-
VIEW CryoMeas which is a data-acquisition programme developed by Prof Chris
Ford from Cavendish Laboratory. Greyscale and graphical figures were generated
using software built using MATLAB called ”My plotter” which was developed and
written by me. The multi-tasking software has capabilities of removing the se-
ries resistance, filtering noise from data, producing differential plots and saving
graphs in several formats.
3.3 Summary
In this chapter, low-temperature measurement techniques performed in this thesis
are discussed. The measurements presented used a variety of cryogenic systems
where the devices were initially tested at 2.4 K and devices which were deemed
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suitable were further tested using a dilution refrigerator.
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Chapter 4
Fabrication
4.1 Introduction
A quasi-1D quantum wire can be realised using a split-gate technique formed on
the surface of a GaAs/AlxGa1−xAs heterostructure. A modulation-doped HEMT
which has a 2DEG at the interface of GaAs/AlxGa1−xAs is the starting point for
the fabrication of split-gates devices. A mesa is etched into the wafer to elec-
trically isolate a region of the 2DEG, and then Ohmic contacts are deposited to
form electrical contact to the 2DEG. Metallic gates are then patterned onto the
surface of the wafer by photo-lithography or electron-beam lithography (EBL),
and metallised in an evaporator. Additional layer of an insulating dielectric may
be deposited on the split-gates to create a top gate that lies directly above the
split-gates. This section describes the process flow of fabricating a device, starting
from an unprocessed GaAs wafer to a final packaged device. The basic process
includes cleaning, etching the mesa, patterning and metallising the Ohmic con-
tacts and optical gates, performing EBL to create split-gates and additional gates
as required.
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4.2 Cleaving
The wafers used are GaAs/AlxGa1−xAs wafers with growth orientation <100>.
The maximum mobility of the device is achieved by aligning the chip parallel
to the major flat. Subsequently, the mesa should be aligned also parallel to the
major flat of the wafer. When cleaving the sample, it is important to indicate
the major flat either by scribing a rectangular chip in which the longer edge is
parallel to the major flat or scribe a line on the backside of the chip indicating
the crystal orientation.
4.3 Scribing
III-V materials including GaAs are delicate and are cleaved along the crystal
plane easily. Scribing is done using a stepped cleaving block where the cleaved
line on the chip is aligned to the step of the cleaving block and a light pressure
is applied to one side of the chip while holding the other side of the chip using
either wafer tweezers or glass slide wrapped in a clean wipe to avoid scratching
of the surface.
4.4 Cleaning
After the GaAs wafer is scribed and cleaved into the required size for processing,
it is cleaned before starting the fabrication process. The main purpose of clean-
ing the GaAs wafers is to remove any contaminates such as organic compounds
and metal ions off the surface. Organic solvents are used to remove any organic
contamination off the surface. Sonification of solvents using ultrasonic bath along-
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side heating them enhances the cleaning efficiency. The cleaning process follows
a strict sequence of treatments with different organic solvents:
1. 10 minutes in methyl-ethyl-ketone
2. 10 minutes in acetone
3. 10 minutes in methanol
4. 10 minutes in ethanol
5. 10 minutes in IPA
For removal of ion containments, samples are immersed in pure de-ionised
(DI) water bath (18 MΩ) for 10 minutes.
4.5 Optical Lithography
The term photolithography can be divided into two parts; firstly is photo which
means the application of light and lithography to deposit patterned metal of
metal. Lithography carried out by applying a source of light is called photolithog-
raphy. Photolithography was done using a Karl Suss MB-3 photolithography
machine with chrome plated glass masks. Figure 4.1 shows the schematic design
of the optical mask used to make mesa, Ohmics and gates. The aligner works
by having a photosensitive resist layer on the sample that is exposed to ultra-
violet (UV) light through a desired pattern created by a mask for metal lift-off
or etching. A photolithography recipe has been developed in the present work
and optimised to be reliable which gives a large undercut profile to make lift-off
easier. Without an edge bead removal step, the resolution of the features is ∼ 2.5
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µm and with edge bead removal, the resolution was improved to ∼ 1 µm. On the
other hand, EBL is used to pattern sub-micron features in split-gates devices.
Figure 4.1: A schematic diagram of optical mask showing the a) mesa b) gates
c) Ohmics.
4.6 Hall Bar
The aim is to define the mesa using optical lithography and then etch through
the sample beyond the 2DEG to electrically isolate the device and leave a raised
mesa. The sample is prebaked at 125◦C for 60 seconds to remove any water or
solvent residual and to promote adhesion of the photoresist. The chip is coated
with Shipley S1805 negative resist which gives nominal thickness of 500 nm. The
chip is spun at 500 rpm for 5 seconds and then 7000 rpm for 30 seconds and baked
for 60 seconds at 115◦C. The smaller the chip size, the faster the spinning speed
of the photoresist has to be to reduce edge-bead. Mask aligner is used to align
the mesa parallel to the crystal orientation and pass UV through the patterned
mask and on the chip. The mesa is developed in MF-319 developer for 45 seconds
and then rinsed in DI water bath to stop further developing. Figure 4.2 shows a
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fabricated Hall bar with mesa etched and Ohmic contacts deposited.
Figure 4.2: A typical Hall bar with source and drain contacts and side Ohmics.
The typical dimensions of the Hall bar is 1800 µm in length and 80 µm in width.
4.7 Etching
Etching is required for the formation of mesa structure and for electrical isolation
from the adjacent devices on the same wafer. The mechanism of the wet etching
is the oxidation of the surface to form As oxide and Ga oxide followed by the
dissolution of these oxides by chemical attack with acid. Hydrogen peroxide
(H2O2) is usually used as an oxidizing agent to create the surface oxides. The
main aspect of choosing the etch solution is the etch profile, the etch rate and
the critical dimension. H2O : H2O2 : H2SO4 etchant is used in etching the mesa
and the mixture is 120:8:1 which means one part of sulfuric acid, eight parts of
hydrogen peroxide and forty parts of water which altogether gives an etch rate
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of 10 nm/s. This is a popular etchant used for etching GaAs/AlxGa1−xAs wafers
[65–67]. The depth of mesa is then measured using a Dektak surface profiler to
check whether the height of the etched mesa has passed the 2DEG.
4.8 Lift-off
Figure 4.3: A schematic diagram to show the steps of a lift-off process for metal
deposition on GaAs substrate using a bi-layer resist. The bi-layer resist method
creates an undercut profile and then the resist is stripped off in a solvent, leaving
the deposited metal on the semiconductor surface.
The photolithography recipe used for lift-off consists of a bi-layer of photore-
sists MicroChem LOR-3A and Shipley 1818. The LOR-3A is spun at 500 rpm for
5 seconds and then 7000 rpm for 45 seconds and baked for 10 minutes at 170◦C
followed by spinning S1818 at 500 rpm for 5 seconds and then 7000 rpm for 45
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seconds and baked for 60 seconds at 115◦C. The sample is developed in MF-319
developer for 60 seconds. This process produces relatively high undercut rates
which makes it better suited for thick film and large feature deposition. The
Remover 1165 from Shipley is used as the resit stripper and the lift-off. Acetone
is not allowed to be used with LOR resist as LOR reacts with the acetone and
expand producing a cross-linked material with the appearance of latex. Figure
4.3 shows a schematic diagram of the process of lift-off to deposit metal on GaAs
substrate.
4.9 Ohmic Contacts
4.9.1 Introduction
Ohmic contacts are an important element in a device as it is required to get infor-
mation out of a 2DEG system which is investigated by electrical measurements.
Nearly all semiconductor/metal interfaces have barriers to carriers. The impor-
tant part in fabricating an Ohmic contact is to design these barriers to be low for
electrons tp cross the barriers by thermionic or field emission. The barrier occurs
because of the band bending in the valance and conduction band as a result of
electronic states at the semiconductor and metal interface.
Au/Ge/Ni alloyed Ohmic contacts are popular choice to make an Ohmic con-
tact to 2DEG in the GaAs/AlxGa1−xAs heterostructures. Au/Ge/Ni alloyed
contacts have been originally used as a contact for n-doped GaAs and were later
used in GaAs/AlxGa1−xAs heterostructures. There are many recipes for Ohmic
contact to GaAs and there is no mechanism understood well enough to produce
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systematic Ohmic contacts. Every fabrication lab needs to optimise the fabri-
cation methods to produce stable and robust Ohmics contacts. In the present
work, Ohmic fabrication methods have been optimised in the LCN cleanroom and
was later passed on to other colleagues. In this chapter, electrical and structural
properties of alloyed Au/Ge/Ni contacts to the 2DEG will be discussed.
4.9.2 Physics of Ohmic Contacts
Metal-semiconductor contacts fall into two categories of interest in the physics
of device fabrication, the Ohmic contact which is the subject of this section and
rectifying (Schottky) contacts which are used for gate fabrication.
When a metal is deposited as a contact with a semiconductor such as GaAs,
the conduction and valence band bend to make the Fermi levels in the semicon-
ductor and metal align as shown in figure 4.4. Electrons move from the material
with the lower work function to the material with higher work function till their
Fermi levels align. The material with the lower work function will be positively
charged (semiconductor) comparatively to the material of higher work function
which becomes negatively charged (metal). The band bending causes a potential
across with the contact between the metal and semiconductor. The aim with
Ohmics fabrication is to reduce band bending and work function differences so
electrons can move freely across the junction. Surface states occur in the for-
bidden gap between valence and conduction bands due to the abrupt change at
the interface of the semiconductor crystal and the deposited metal. These highly
dense surface states sets the barrier height for current to flow across the interface.
The potential barrier depends on the work function of the metal, φm, the work
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Figure 4.4: Metal-semiconductor junction showing barrier height as difference
between the work function of metal φm and electron affinity χ. The diagram
shows the surface states tend to pin the Fermi level.
function of the semiconductor, φs, and electron affinity, χ. The work function,
φ, of the material is the difference between the Fermi energy Ef and vacuum
level; the energy needed to remove an electron to infinity. The potential barrier
for electrons to flow from metal is φm − χ. However, the potential barrier for
electrons to flow from semiconductor to metal is φm − φs. The surface state
density at the metal-semiconductor interface sets the bending of the conductance
band and barrier height for electrons to flow across. This is a function of the
semiconductor and independent of the metal.
Electrons may cross the potential barrier by having enough thermal energy
to pass over the barrier which is called thermionic emission or if the barrier is
narrow enough electrons can pass over by quantum mechanical tunnelling [68, 69].
A combination of both is named as thermionic-field emission [70].
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In thermionic emission, a fraction of the electrons have sufficient thermal
energy to cross the barrier and the current due to thermionic barrier emission is
given by [71]
J = A∗∗T 2exp(
−qφb
kT
)[exp(
qV
kT
)− 1]
= Js[exp(
qV
nKT
)− 1]
(4.1)
where A∗∗ is the effective Richardson constant, T is the absolute Temperature,
q is the electron charge, φb is the barrier height, k is Boltzmann constant, V is
the voltage across the barrier and n is the ideality factor which represents the
departure from an ideal Schottky barrier. From equation 4.1, it can be see that
low current arises from low voltages.
The other mechanism for current to flow across the barrier is field emission
which allows quantum tunnelling through the potential barrier. As the doping
in the semiconductor increases, the width of the barrier decreases and tunnelling
can occur [72, 73]. The equation of the current from the field emission is given
by [71]
J = exp(
−qφb
E00
) (4.2)
where E00 is a constant that is material dependant and can be expressed as
E00 =
q~
2
√
N
m∗
(4.3)
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where is ~ is plank constant divided by 2pi,  is the dielectric constant, N
is the doping factor, m∗ is the effective mass. From equation 4.3, the current
increases as the square root of the doping concentration.
In reality, thermionic, field emission and thermionic-field emission exist for
current to pass through the barrier and the origin of the contact resistance. From
equation 4.1 and 4.3, making an Ohmic contact can be achieved by either lower-
ing the barrier height or increasing the doping concentration. To make an Ohmic
contact, the surface of the semiconductor should be doped to ensure that dom-
inant conduction mechanism is the field emission tunnelling. The presence of a
sufficient highly doped material between the metal and lower doped semiconduc-
tor is a necessary condition to achieve a good Ohmic contact [74]. Metals that can
highly dope the surface layer of the semiconductor upon alloying and germanium
can be one of these metals [75].
4.9.3 Metallurgy of AuGe/Ni Ohmics
Nickel, Germanium-gold and gold are the dominant and most common n-type
contacts to GaAs [72]. The recipe for alloyed AuGe/Ni/Au to n-GaAs was in-
troduced by Braslau in 1966 [76]. The metallurgy of a Au/Ge/Ni contact can be
described in several steps. Firstly, Ni in the metal contact reacts with the native
oxide on the GaAs surface. The native oxide on GaAs is difficult to characterise
and can change in an unreproducible way which can cause inconsistency in the
fabrication process. Surface treatment of GaAs before metal deposition is vital
and will be explored further in section 4.9.11. Ni is intended to be used as a wet-
ting agent and prevent AuGe from balling up during annealing process [77, 78].
60
Ni is an important component as it reacts with different types of oxide on GaAs
surface. AuGe contacts without Ni have poor contact resistance, morphology and
large variations in contact resistance.
Au and Ge are used in their eutectic composition 88% Au and 12% Ge by
weight and this composition gives the lowest melting point of 361◦C while Au
has its melting point of 1064◦C and Ge has a melting point of 938◦C. It is vital
that the entire AuGe should be evaporated to dryness to ensure that the correct
stoichiometry has been deposited on the GaAs wafer chip, otherwise, the Au/Ge
ratio may not be correct and result in poor reproducibility.
Applying a gold coating on top of AuGe/Ni is important as the annealed
NiAuGe has poor sheet resistance and adding a subsequent gold layer is good
to reduce the sheet resistance. Wire bonding or probing of NiAuGe without a
gold coat is difficult as it is sensitive to the exact place the bond or the probe
is placed. A layer of Au on top of AuGe/Ni is important as it improves surface
morphology and enhances the effect of making more uniform Ohmics.
4.9.4 Annealing of NiAuGe Contacts
The annealing process of AuGe is very complex and not fully understood. A qual-
itative description below is generally believed to occur during annealing. Typi-
cally thermal annealing of the contacts occurs at around 450◦C for 20 seconds to
several minutes. Usually, shorter times require higher temperatures than longer
times. The heating of the metallisation is accomplished by using a rapid thermal
annealer (RTA), although furnaces, ovens and strip heaters can also be used. An
RTA machine should have an inert chamber usually made from quartz, a heater
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and a supply of inert gas like nitrogen or forming gas. The chamber of the RTA
machine should be purged with a high purity inert gas to remove oxygen as Ni
and Ge can oxidise and increase the contact resistance. Another important factor
in the annealing process is the sample placement.
As the temperature is increased, Ni diffuses into GaAs and reacts to form in-
termediate Ni-GaAs complexes decomposing the GaAs and helping inter-diffusion
of AuGe into GaAs. The intermediate complexes disturbs the crystal lattice for
diffusion of other atoms and further reactions. Without Ni, the contact will re-
quire more thermal energy for Au and Ge to get started. Ni-GaAs complexes
disturb the crystal lattice and the way is prepared for Ga to diffuse in the GaAs
[72, 79]. Ni-Ge-GaAs complexes help the substitutional-interstitial diffusion into
the Ga vacancies to occur at lower temperatures between 100◦C and 450◦C [2].
The diffusion of Ga into GaAs leads to high doping levels that makes tunnelling
through the contacts possible. At temperatures higher than 250◦C, the Au-Ga
reaction is kinetically favoured and it will continue until the supply of Au is ex-
hausted. Reactions between the metal and GaAs continue to form intermediate
compounds like NiAs and NiGe. Excess As transport to the surface where it
either resides or vaporises. Voids formed by loss of As are filled with different
compounds like AuGe and NiGe. The annealed Ohmic contact should show a
textured surface as some areas will be lower in height where the contact has
spiked and As has been consumed.
Kuan et al. performed a transmission electron microscope (TEM) and X-
ray diffraction (XRD) analysis on NiAuGe contacts [2]. Figure 4.5 shows the
chemical composition of contact at a later stage of annealing via XRD. There
are two different areas which are present; firstly a Au rich phase having Ni, Ga
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and As phase called as Ni2GeAs. The low contact resistance is credited to the
distribution of a Ni2GeAs/GaAs regions at the interface layer of GaAs where
heavily doped regions a created due to the diffusion of Ge. The higher contact
resistance can be related to the dominance of the Au/GaAs areas at the interface
of the contact.
Figure 4.5: A cross-section TEM image of an NiAuGe annealed contact. The
distribution phases and chemical composition of the contacts are shown in the
sketch below the image [2].
The resistance of the NiAuGe contact depends on the annealing conditions
of the contact. Annealing of NiAuGe usually happens at temperatures higher
than the AuGe eutectic melting temperature which is 360◦C. The resistance of a
NiAuGe contact is usually high for short annealing times, then the contact resis-
tance decreases for moderate annealing times in order of minutes before starting
to rise again for annealing times beyond the optimum duration. Thus, a critical
control of the annealing process is required to obtain reliable and reproducible
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Ohmic contacts.
An optimisation process is required to determine the optimum temperature
and duration of the GaAs. There is a significant variation in time and temper-
atures used by various groups. This discrepancy can be caused by the difficulty
to determine the temperature of the wafer accurately. The temperature is moni-
tored usually at the oven or the sample holder. The temperature recorded in the
annealer differs from that of the wafer. The optimum temperature will depend
on the chamber size, heating configuration and gas flow. The optimum time and
temperature will depend on the cooling and the heating condition of the cham-
ber. For these reasons, an optimisation process of the annealing recipe should be
done by performing a series of experiments in which parameters of the annealing
temperatures, times and contact composition are varied. Then for each variation,
the contact resistance is measured.
4.9.5 Recipe of NiAuGe Contacts
Various contact recipes have been used by different research groups to pro-
duce a reliable, low-resistance and reproducible Ohmic contacts to 2DEG in
GaAs/AlxGa1−xAs heterostructures [80–87]. The metal contact areas to be an-
nealed are defined by optical lithography. The samples are placed for 60 seconds
in an O2 plasma asher followed by an oxide removal step where the sample is
dipped in HCl for 10 seconds followed by dip in a DI water bath. The samples
are loaded quickly (less than a minute) in the evaporator to avoid oxide regrowth
on the surface. AuGe followed by Ni and then Au are deposited using thermal
deposition in high vacuum. Then the sample is left in 1136 solution to remove
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the photoresist. Annealing of samples was done using a rapid thermal annealer
(RTA) Solaris RTP 150 which can reach a maximum temperature of 1300◦C and
a maximum gas flow of 900 sccm of nitrogen, oxygen and forming gas. The an-
nealing recipe starts by purging the chamber with forming gas for 60 seconds at
a rate of 900 sccm to remove oxygen from the chamber. Then, rapidly heating
the chamber to the desired temperature at a ramp rate of 25◦C per second and
holding the temperature for a specified time. The RTA chamber is then cooled
down by increasing the gas flow of N2 to 900 sccm to extract the heat. The an-
nealing was done using forming gas N2/H2 (volume ratio 98% : 2%) at a pressure
of 600 sccm while pure N2 was used to cool down the RTA chamber at a pressure
of 900 sccm. Figure 4.6 shows an overview annealing process where AuGe/Ni/Au
has been deposited using thermal evaporation on GaAs/AlxGa1−xAs heterostruc-
ture. The annealing recipe includes heating the chamber of RTA to 450◦C for 80
seconds in N2/H2 gas and after annealing, an alloy of NiAuGe is formed which
penetrates the heterostructure to contact the 2DEG.
4.9.6 The Transmission Line Method (TLM)
The transmission line method (TLM) has been used to calculate the contact
resistance of metal contacts with the 2DEG [88–90]. The Ohmic contact should
provide a linear relationship between current and voltage applied in a device.
From a linear array of metal contacts with differently separated distances are
defined along a stripe of the GaAs wafer. The resistance between subsequent
Ohmics are measured when a voltage is applied to the contacts and the current
is measured through the end of the contact. Assuming that contacts resistances
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Figure 4.6: a) A schematic diagram of the layers of GaAs/AlxGa1−xAs het-
erostructures used on this study where the 2DEG forms at 90 nm below the
surface. b) AuGe has been deposited followed by Ni followed by Au using thermal
evaporation. c) After annealing, an alloy of NiAuGe is formed which penetrates
the heterostructure to make contact with the 2DEG, d) The annealing recipe
used by heating the RTA chamber to 450◦C for 120 seconds in N2/H2 gas.
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are the same for all the contact/semiconductor interfaces of the contacts on the
mesa, the measured resistance R for a contact is given by
R = 2RC +Rw +
RshL
W
(4.4)
where Rsh is the sheet resistance of the semiconductor between the contacts,
Rw is the resistance of the wires of the measuring cryostat, L is the distance
between the contact pairs, W is the width of the semiconductor channel and Rc
is the contact resistance. The contact resistance is the value that is considered
important and Rc is counted twice since there are two interfaces for each contact
pair. After subtracting the wire resistance, the measured resistance is a linear
function of the distance d as shown in Fig 4.7 (b). The intercept of the line of
the best fit at d=0 gives the value of the twice of the contact resistance Rc. The
TLM mask used has a channel of 80 µm width. The Ohmic contacts had an area
of 60 µm x 120 µm and separation distances of 60, 80, 105, 130, 180, 230, 380
and 980 µm. A schematic diagram of TLM array is shown 4.7(a). Two terminal
measurement was used to measure the contact resistance between the consecutive
pair of contacts. The series resistance of the wiring in the measurement setup
was subtracted from the measured data. The series resistance was comparatively
small compared to the resistance of the contacts (∼ 1.0 Ω).
4.9.7 Optimising Temperature and Duration of Annealing
Optimising the annealing recipe has been done by varying the annealing temper-
atures and hold times. Ohmic contacts have been deposited on GaAs with the
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Figure 4.7: a) A schematic diagram of the linearly separated contact array used
for TLM measurement. The yellow squares represents the contacts and blue
represents the semiconductor channel where w is the width of the semiconductor
channel and di is the distance between the contacts. Rc is the contact resistance
and Rsh is the resistance arising from the semiconductor material. b) The plot of
resistance versus contact separation distance d. The y-interception of the line of
best fit to the data gives the value of twice the contact resistance Rc which was
measured at 2.4 K. c) A microscopic image of a TLM sample.
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following thickness AuGe (150 nm)/Ni (30 nm)/Au (150 nm). The annealing
recipe starts by purging the chamber using forming gas for 60 seconds at a rate
of 900 sccm to remove any oxygen from the chamber and then rapidly heating
the chamber to various temperatures with a ramp rate of 25◦C per second and
holding the temperature for various times and then cooling down the chamber
quickly by increasing the gas flow of N2 to 900 sccm. The annealing was done
using forming gas N2/H2 (volume ratio 98% : 2%) at a pressure of 600 sccm. The
sample was then packaged in an LCC and placed in Helium-4 system with a base
temperature of 2.4 K. The optimisation study was done using two wafers with
different 2DEG depths, one was 90 nm and the other was 287 nm. Further details
of each wafers are given in appendix A. Figure 4.8 shows the surface topography
of the annealed Ohmic contacts. One may distinguish the annealing effects on
the Ohmic contacts by comparing the images shown in figure 4.8 to determine if
the Ohmic contact is an under annealed Ohmic or an over annealed contact or
well annealed.
4.9.7.1 Shallow Wafer Optimisation Results
The shallow wafer used in the optimisation study is W475 and a growth sheet
of the wafer is given in appendix A. The GaAs/AlxGa1−xAs heterostructure has
2DEG depth of 90 nm from the surface and a carrier density of 1.9× 1011 cm−2
and electron mobility of 3.0 × 106 cm2V−1s−1 in dark. The contacts resistance
values were measured at 2.4 K. Looking through table I, the lowest resistance
observed was 6.1 Ω for annealing duration of 80 seconds at 450◦C. It is also noted
that the lowest contact resistances occurs at 450◦C for varying times. Another
set of samples was annealed at 500◦C and the results were not included as the
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Figure 4.8: An optical pictures of several Ohmic contacts under different anneal-
ing conditions a) under annealed Ohmic contacts with a smooth uniform surface,
b)shows a good annealed contact c) over annealed contacts where there are large
grains present and surface morphology is poor.
contacts were conducting at room temperature however as the sample cooled
down, the Ohmic contacts froze out and became unresponsive. Figure 4.9 shows
the variation in resistance of Ohmic contacts for different annealing temperatures
and durations where for each duration of time, the temperature has been varied.
Table I: The resistance of Ohmic contacts for different annealing tempertures and
durations for shallow wafer W475.
Resistance (Ω ± 0.5 Ω)
Temperature 60 s 80 s 100 s 120 s 180 s 200 s
400 ◦C 15.6 13.1 18.1 24.0 33.9 44.6
430 ◦C 8.7 7.4 11.8 19.0 29.7 36.3
450 ◦C 7.1 6.1 9.9 17.8 28.1 35.4
470 ◦C 13.1 11.2 15.3 24.0 29.8 40.1
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Figure 4.9: The variation of contact resistances, Rc, as a function of annealing
temperatures for annealing times for wafer W475. The lowest contact resistances
occurs at 450◦C for varying times.
4.9.7.2 Deep Wafer Optimisation Results
The deep HEMT used in the optimisation study is W731 GaAs/AlxGa1−xAs
heterostructure with a 2DEG depth of 287 nm from the surface and carrier density
was 4.5× 1010 cm−2 and electron mobility was 1.2× 106 cm2V−1s−1 in the dark.
A growth sheet of this wafer (W731) has been included in Appendix A. The
resistance values were measured at 2.4 K. Looking through table II, the lowest
resistance obtained was 27.1 Ω for an annealing duration of 200 seconds at 450◦C.
It is also noted that the lowest contact resistances occurs at 450◦C for varying
times too.
The results of samples annealed at 500 and 510◦C were not included as the
contacts had high contact resistance at room temperature and as the samples
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were cooled down, the Ohmic contacts froze out and became unresponsive; this
may be due to metal spiking and destroying the 2DEG underneath [82]. Samples
annealed for a short duration of 60 seconds for various temperatures also froze out
during cool down as the NiAuGe did not penetrate deep enough to make electrical
contact with the 2DEG. Figure 4.10 shows the variation in the contact resistance
of the Ohmic contacts for various annealing temperatures and durations. For
every specific duration of time, the temperature has been varied.
Figure 4.10: A graph shows the variation of contact resistances, Rc, as a function
of annealing temperatures for annealing times for wafer W731 measured at 2.4
K. The lowest contact resistances occurs at 450◦C for 200 seconds.
Table II: The resistance of Ohmic contacts for different annealing temperatures
and durations for deep wafer W731.
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Resistance (Ω ± 4.0 Ω)
Temperature 80 s 100 s 120 s 180 s 200 s 250 s 300 s
400 ◦C 58.2 56.2 51.9 45.6 37.2 65.0 89.2
430 ◦C 54.5 49.1 46.7 42.1 33.4 62.3 81.0
450 ◦C 47.1 43.2 39.4 35.8 27.1 58.0 74.0
470 ◦C 57.7 55.8 49.5 48.1 39.6 63.0 88.7
4.9.8 Influence of Ni Layer in Ohmic Contacts
Ni layer is beneficial in improving the morphology of the contacts and in the
diffusion of the metal into the GaAs. However increasing the Ni thicknesses
beyond the optimum point leads to higher Ohmic contact resistance and the
excess Ni might unreact forming a ferromagnetic structures in the contact. A
study was performed with varying Ni thickness in the Ohmic contacts. The
recipe was AuGe (150 nm)/Ni (x nm)/Au (150 nm), x = 15, 20, 25, 30, 35, 40,
45, 50 nm and the sample was annealed at 450◦C for 80 seconds for shallow wafer
W475 and 450◦C for 200 seconds for the deep wafer W731. The Ohmic contacts
with a Ni-layer thickness of 25-30 nm resulted in the lowest contact resistance
among the samples studied. A Dektak thickness profiler was used to measure the
roughness of the surface of contact and the roughness of contacts was found to
reduce by increasing Ni thickness.
4.9.8.1 Shallow Wafer Optimisation Results
Table III shows the effect of varying the thickness of Ni on the contact resistance,
RC . The resistance starts decreasing as the thickness of Ni is increased until
it reaches a minimum value of 7.1 Ω when the Ni thickness is 35 nm. When
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Ni thickness is increased beyond 35 nm, the resistance was found to increase
monotonically.
Table III: The resistance of Ohmic contacts for different thicknesses of Ni for
shallow wafer W475.
Wafer D2DEG, nm n, cm
−2 µ, cm2/V.s AuGe/Ni/Au(nm) Rc,Ω±0.5Ω
W475 90 1.9× 1011 3.0× 106 150/15/150 16.1
W475 90 1.9× 1011 3.0× 106 150/20/150 10.3
W475 90 1.9× 1011 3.0× 106 150/25/150 8.0
W475 90 1.9× 1011 3.0× 106 150/30/150 7.8
W475 90 1.9× 1011 3.0× 106 150/35/150 7.1
W475 90 1.9× 1011 3.0× 106 150/40/150 13
W475 90 1.9× 1011 3.0× 106 150/45/150 17.3
W475 90 1.9× 1011 3.0× 106 150/50/150 30.3
4.9.8.2 Deep Wafer Optimisation Results
Table IV shows the effect of varying the thickness of Ni on the contact resistance
RC using wafer W731. The resistance starts decreasing as the thickness of Ni
is increased until it reaches a minimum value of 24.4 Ω ± 3.0 Ω when the Ni
thickness is 35 nm. When Ni thickness is increased beyond 35 nm, the contact
resistance was found to increase as shown in figure 4.11.
Table IV: The resistance of Ohmic contacts for different thicknesses of Ni for deep
wafer W731.
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Wafer D2DEG, nm n, cm
−2 µ, cm2/V.s AuGe/Ni/Au, nm Rc,Ω±3.0Ω
W731 287 4.5× 1010 1.2× 106 150/20/150 38.9
W731 287 4.5× 1010 1.2× 106 150/25/150 35.9
W731 287 4.5× 1010 1.2× 106 150/30/150 27.1
W731 287 4.5× 1010 1.2× 106 150/35/150 25.4
W731 287 4.5× 1010 1.2× 106 150/40/150 31
W731 287 4.5× 1010 1.2× 106 150/45/150 48
W731 287 4.5× 1010 1.2× 106 150/50/150 64.3
Figure 4.11: The contact resistances, Rc, for wafer W731 and W475 as a function
of the Ni layer thickness measured at 2.4 K. The lowest contact resistances occurs
for a Ni thickness of 35 nm for both wafers.
4.9.9 Influence of AuGe Layer in Ohmic Contacts
The AuGe layer is beneficial in making low resistance Ohmic contacts as AuGe
diffuses into GaAs and makes high doping levels which makes tunnelling through
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the contacts possible. However increasing the AuGe thickness beyond the opti-
mum point may lead to higher Ohmic contact resistance as the excess AuGe might
not react with Ni leading to balling up of the contact. A study was performed
with varying AuGe thickness in the Ohmic contacts. The recipe was AuGe (x
nm)/Ni (35 nm)/Au (150 nm), x = 75, 100, 125, 150, 175, 200, 225 nm and the
sample was annealed at 450◦C for 80 seconds for shallow wafer (W475) and 450◦C
for 200 seconds for the deep wafer (W731).
4.9.9.1 Shallow wafer optimisation Results
Table V shows the effect of varying the thickness of AuGe on the contact resis-
tance, RC , using wafer W475. The resistance starts decreasing as the thickness
of AuGe is increased until it reaches a minimum value of 5.4 Ω when the AuGe
thickness is 175 nm. When the AuGe thickness is increased beyond 175 nm, the
resistance starts to increase but at a slower rate compare to the study when Ni
was varied, [see figure 4.11 and figure 4.12].
Table V: The resistance of Ohmic contacts for different thicknesses of AuGe for
shallow wafer W475.
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Wafer D2DEG, nm n, cm
−2 µ, cm2/V s AuGe/Ni/Au, nm Rc,Ω±0.5Ω
W475 90 1.9× 1011 3.0× 106 75/35/150 15.6
W475 90 1.9× 1011 3.0× 106 100/35/150 12.3
W475 90 1.9× 1011 3.0× 106 125/35/150 8.1
W475 90 1.9× 1011 3.0× 106 150/35/150 6.5
W475 90 1.9× 1011 3.0× 106 175/35/150 5.4
W475 90 1.9× 1011 3.0× 106 200/35/150 7.3
W475 90 1.9× 1011 3.0× 106 225/35/150 10.7
4.9.9.2 Deep wafer optimisation Results
Table VI shows the effect of varying the thickness of AuGe on the contact resis-
tance RC using wafer W731. The resistance starts decreasing as the thickness of
AuGe is increased until it reaches a minimum value of 22.3 Ω when the AuGe
thickness is 175 nm. When AuGe thickness is increased beyond 175 nm, the
resistance start increasing.
Table VI: The resistance of Ohmic contacts for different thicknesses of AuGe for
deep wafer W731.
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Wafer D2DEG, nm n, cm
−2 µ, cm2/V s AuGe/Ni/Au, nm Rc,Ω±3.0Ω
W731 287 4.5× 1010 1.2× 106 75/35/150 40.2
W731 287 4.5× 1010 1.2× 106 100/35/150 35.6
W731 287 4.5× 1010 1.2× 106 125/35/150 32.5
W731 287 4.5× 1010 1.2× 106 150/35/150 25.4
W731 287 4.5× 1010 1.2× 106 175/35/150 22.3
W731 287 4.5× 1010 1.2× 106 200/35/150 28.1
W731 287 4.5× 1010 1.2× 106 225/35/150 30.5
Figure 4.12: The contact resistances, Rc, for wafer W731 and W475 as a function
of AuGe thickness. The lowest contact resistances occurs at a AuGe thickness of
175 nm for both wafers.
78
4.9.10 Initial Layer of Ni in Ohmic Contacts
Valeille et al. have reported that having an initial layer of Ni before depositing
standard NiAuGe Ohmic contacts can improve the yield and lower the contact
resistance [91, 92]. A similar study was done to investigate the effect of adding
an initial layer of Ni to the contact resistance, Rc. The recipe was Ni (x nm)/
AuGe (175 nm)/Ni (35 nm)/Au (150 nm), x = 2, 3, 5, 6, 7 nm and the samples
were annealed at 450◦C for 80 seconds for shallow wafer (W475) and 450◦C for
200 seconds for the deep wafer (W731). Adding an initial layer of Ni (2-5 nm)
to the Ohmic contacts has decreased its value but only by a small margin of less
than 1 Ω ±0.5Ω.
4.9.10.1 Shallow Wafer Optimisation Results
Table VII shows the effect of adding an initial layer of Ni and effect of varying its
thickness on the contact resistance, RC , using wafer W475. The resistance values
decrease slightly when adding a layer of Ni of thickness 2-5 nm however beyond
that the contact resistance started increasing. A minimum resistance value of
4.9 Ω is achieved when the Ni thickness is 4 nm. When Ni thickness is increased
beyond 5 nm, the contact resistance was found to increase.
Table VII: The resistance of Ohmic contacts for different thicknesses of an addi-
tional initial layer Ni for shallow wafer W475.
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Wafer D2DEG, nm n, cm
−2 µ, cm2/V s Ni/AuGe/Ni/Au, nm Rc,Ω±0.4Ω
W475 90 1.9× 1011 3.0× 106 2/175/35/150 5.4
W475 90 1.9× 1011 3.0× 106 3/175/35/150 5.2
W475 90 1.9× 1011 3.0× 106 4/175/35/150 4.5
W475 90 1.9× 1011 3.0× 106 5/175/35/150 4.9
W475 90 1.9× 1011 3.0× 106 6/175/35/150 6.1
W475 90 1.9× 1011 3.0× 106 7/175/35/150 7.3
4.9.10.2 Deep Wafer Optimisation Results
Table VIII shows the effect of adding an initial layer of Ni and the effect of varying
its thickness on the contact resistance, RC , using wafer W731. The resistance
values decrease slightly when adding a layer of Ni of thickness 2-5 nm however
beyond that the contact resistance started increasing. A minimum resistance
value of 20.6 Ω is achieved when the Ni thickness is 4 nm. When Ni thickness
is increased beyond 4 nm, the contact resistance started increasing. Figure 4.13
shows the effect of increasing the Ni thickness on the Ohmic contact.
Table VIII: The resistance of Ohmic contacts for different thicknesses of adding
an intial layer Ni for deep wafer W731.
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Wafer D2DEG, nm n, cm
−2 µ, cm2/V s Ni/AuGe/Ni/Au, nm Rc,Ω±3.0Ω
W731 287 4.5× 1010 1.2× 106 2/175/35/150 22.2
W731 287 4.5× 1010 1.2× 106 3/175/35/150 21.3
W731 287 4.5× 1010 1.2× 106 4/125/35/150 20.6
W731 287 4.5× 1010 1.2× 106 5/150/35/150 21.4
W731 287 4.5× 1010 1.2× 106 6/175/35/150 23.1
W731 287 4.5× 1010 1.2× 106 7/175/35/150 27.2
Figure 4.13: The variation of the contact resistances, Rc, for wafer W731 and
W475 as a function of the initial Ni thickness. The lowest contact resistances
occurs at 4 nm for both the wafers.
81
4.9.11 Surface Treatment of GaAs
A low resistance contact can be achieved provided that there is a clean interface
between the semiconductor and the metal. Therefore, the oxide layer that forms
on GaAs has to removed prior to metal deposition. A significant amount of work
has been reported on surface passivation and oxide removal of GaAs [93, 94].
Wet etching is commonly used to remove the native oxide and contaminates
from III-V materials. Upon exposure to atmosphere air, the oxide starts growing
immediately on the surface. When loading the sample in the evaporator, it will
be exposed to air and a mono-layer of oxide can grow on the sample and oxide
growth is inevitable if wet etching is used. The oxide removal should be done in an
oxygen-free environment like a glove box or using plasma etching like in-situ Ar-
milling to remove the oxide before metal deposition. It ensures that the oxide layer
is removed and it is important to optimise this process as it can etch through the
GaAs. Wet etching was used to remove the oxide layer as the thermal evaporator
lacked a plasma etching facilities. Several solutions were used to remove the
oxide layer like HCl, NH4OH, (NH4)2S and their effect on the contact resistance
was examined. The sample was then loaded in the evaporator quickly to avoid
oxide regrowth. The ohmic contacts were evaporated with the following recipe
of Ni/AuGe/Ni/Au of thickness 4/175/35/150 nm and the shallow wafer W475
was annealed at 450◦C for 80 seconds and the deep wafer W731 was annealed at
450◦C for 200 seconds.
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4.9.11.1 Hydrochloric acid
Removing the oxide using HCl tends to react with the As on the GaAs surface and
leaves a surface rich in As [95]. The sample was dipped in 5:40 HCl/H2O solution
for 10 seconds followed by a rinse in a DI water bath. The Ohmic contact, RC ,
showed a value of 4.5 Ω for wafer W475 and a value of 20.6 Ω for wafer W731.
4.9.11.2 Ammonium Hydroxide
NH4OH solution can be used to remove the oxide layer from GaAs surface and
it can also be used for removing organic and metallic impurities. The sample
was dipped in 1:9 NH4OH/H2O solution for 10 seconds followed by rinse in DI
water bath. The benefits of using NH4OH are also that it removes metal ion
contaminates, removing the oxide layer and its saponification effects to remove oil
and greases contaminates. NH4OH can also keep a stoichiometric concentration
at the GaAs surface (As/Ga=0.99) [96]. The Ohmic contact, RC , showed a value
of 4.2 Ω for wafer W475 and a value of 20.1 Ω for wafer W731. The contact
resistance values are very similar to the samples treated with HCl.
4.9.11.3 Ammonium Sulphide
Ammonium sulphide (NH4)2S can also be used to remove the native oxide layer
[97–99]. The chemical used is (NH4)2S 20% ammonium sulphide solution and
sulphur powder was added to form ammonium polysulphide solution. Adding
sulphur powder increases the passivation capacity and decreases the pH of the
solution. The samples were treated for 5 minutes in the solution at 40◦C as any
temperature beyond that will degrade the solution. The sample is then rinsed in
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DI water for a further 5 minutes and loaded quickly in the thermal evaporator.
The Ohmic contact, RC , showed a value of 4.4 ± 0.5 Ω for wafer W475 and the
contact resistance values are similar to the samples treated with HCl and NH4OH.
4.9.12 SEM of Ohmic Contacts
Figure 4.14: An SEM image of the cross section of good annealed ohmic contacts
etched using Ga focused-ion beam.
To have a closer look at the ohmic contacts, a ZEISS CrossBeam Focused Ion
Beam (FIB) was used to etch away a rectangular box at the interface between the
contact and Mesa using a Ga ion source. Cross sectional images of the contacts
were taken using SEM and are shown in figure 4.14. The SEM image shows that
there is spike formation which penetrates deep into the substrate. Using EDS
analysis, the dark areas are Ni and Ge rich while the white areas are Au rich.
The grains are smaller than 1 µm. In addition, the GaAs/AlGaAs interface under
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the contact is usually consumed during the annealing process and can be seen in
the cross sectional image.
4.10 Electron Beam Lithography
Electron beam lithography (EBL) is a a method of patterning a design using
a focused electron beam on a surface covered with electron sensitive resist. The
EBL systems have a resolution of sub 10 nm as the election de Broglie wavelength
is much smaller than that of ultra-violet light used in the optical lithography
machines. EBL sends a beam of electrons at an electron sensitive resist such as
poly-methyl-methacrylate (PMMA) which breaks the polymer chains. Also, the
advantage of using EBL is that there is no mask required to pattern the design
on the e-beam resist. However, its disadvantage is the long times taken to write
large patterns. EBL machines were designed using scanning electron microscopes
(SEM) combined with a design generator and beam blanker to control which
areas are to be exposed. EBL machines have more control over the dosage of the
electron beam. In an EBL system, the electron beam is generated by an electron
gun and then passes through series of condenser and deflector lenses to focus the
electron beam. The deflection of the beam is limited to a fixed area called the
write field alignment. If the designs to be patterned can not fit into a single write
field, the pattern is usually divided into a grid of several write field adjacent to
each other and is exposed sequentially. A precise field alignment is necessary to
avoid any stitching errors since there is not perfect matching between adjacent
write fields. Figure 4.15 shows the stitching process of the EBL as the design
is exposed sequentially in a grid of write fields. The stage has a highly precise
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control as it is controlled by laser-interferometric position system.
Figure 4.15: A schematic diagram of the write fields stitching process of a large
design where it is exposed in a series of grid of write fields.
Electrons exhibit two types of scattering when exposing the sample which are
forward and back-scattering. Forward scattering occurs due to angle deflection
of electrons when passing through the resist which causes the beam to widen and
thus the pattern gets widened too. Back-scattering happens after the electrons
pass through the resist, penetrates the sample and bounce back into the resist.
Scattering induce proximity effects where the exposure of an area is effected
by the exposure of the surrounding area causing distortion in the pattern and
overexposure. Scattering can be reduced by increasing the energy of the beam
which leads to scattering occurring deep in the sample and thus reducing the
scattering significantly and allowing finer features to be patterned. The highest
energy beam, 30 kV, was used in pattering the design which is the highest possible
setting for the EBL machine used in this research a Raith-150.
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The samples are coated with PPMA 950K-A4 which is produced by Micro
Chem. PPMA-950K-A4 contains anisole with 4% ploy-methyl-methacrylate with
a molecular weight of 950K. PMMA is a widely used resist with a resolution of 10
nm and weak sensitivity to light. The chip is spun at 500 rpm for 5 seconds and
then 6000 rpm for 45 seconds. The resist is baked for 2 minutes at 180◦C. The
recipe leads to a resist of 300 nm thick which is enough for metal deposition. The
EBL machine was set to 30 kV electron beam and 20 µm diameter aperture to
pattern the design. Smaller apertures make a smaller depth of field which leads
to higher resolution and smaller current which increases exposure time. For these
setting, the optimal dose was tested to be 300 µC/cm2 for areas and 900 µC/cm2
for fine lines. Different parameters and setting needs to be optimised to ensure
high resolution. These settings are the aperture alignment, the stigmation of the
beam, working distance and write field alignment. After the sample is exposed,
it is dipped in a developer which is 1:3 methyl isobutyl ketone(MIBK): IPA. The
sample is gently agitated for 60 seconds to develop the pattern followed by a dip
in IPA for 15 seconds to stop further developing.
4.10.1 Bi-layer Process
For thick metal depositions, a double layer of PMMA 950K-A4 is spun to ensure
proper lift-off. The first layer of PMMA 950K-A4 is spun and baked at 180◦C
for 2 minutes; followed by spinning of the second layer of PMMA 950K-A4 and
baking the sample again for a further 2 minutes. For the bi-layer, the developing
time increases from 60 seconds to 90 seconds to ensure that the resist has been
fully developed.
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For metal depositions of gates with large feature size, it can be done by cre-
ating an undercut profile to improve lift-off using a double-layer PMMA. In the
bilayer PMMA process, a layer of PMMA (495K-A2) is spun on the sample first
at 6000 rpm for 45 seconds and then baked for 2 minutes at 180◦C. Another
layer of PMMA 950K-A4 is spun on top pf the first layer at 6000 rpm and baked
for 2 minutes at 180◦C. PMMA 495K-A2 is more sensitive to the electron beam
than PMMA 950K-A4. When the sample is exposed and developed, the lower
layer (PMMA 495K-A2) will be more undercut than the upper layer (PMMA
950K-A4).
4.10.2 Cross-linking PMMA
The electron beam when exposed to PMMA breaks up the polymer chains which
means the PMMA is more soluble in solvent and can be developed. However,
this behaviour does not extend to an infinite dose and at higher dosage, the
PMMA starts cross linking and it becomes less soluble in solvents [100, 101]. An
optimisation process was done to establish the optimum electron beam dosage
needed for cross-linking by measuring the thickness of cross-linked PMMA after
dissolving it in acetone; a similar process was first done by Teh et al. [102].
To reduce the exposure time to a minimum, a large aperture of 120 µm and
10 kV accelerating voltage was used which provides the maximum amount of
current. A double layer of PMMA 950K-A4 has been used and spun at 6000
rpm for 45 seconds and baked for 4 minutes at 170◦C. The bilayer PMMA resist
gives a thickness of 350 nm. The bilayer resist was cross linked by the electron
beam at different electron dosage from 4 to 340 µC/m2. The square boxes of
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10 µm x 10 µm were cross linked and then the sample was dipped in acetone or
1165 solution for 10 minutes to remove the resist. The cross linked features are
inspected optically and its thickness is measured using a Dektak surface profiler.
From figure 4.16, the dosage needed for full cross linking is around 200 µC/m2
and the minimum dosage required for cross linking is 40 µC/m2. Partial cross
linking occur when the dosage is between 40 µC/m2 and 200 µC/m2. When the
PMMA is fully cross linked, the thickness of the PMMA decreased by a factor of
0.8 . Figure 4.17 shows a top-gate deposited over cross-linked PMMA which acts
as a dielectric.
Figure 4.16: Normalised thickness of cross-linked PMMA versus the electron
beam dosage.
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Figure 4.17: A microscopic picture of a top-gated device with cross-linked PMMA
4.11 Optical gates
Optical gates are used to connect the gates drawn by EBL to large bonding
pads. The fabrication process of optical gates includes the bi-layer of LOR-3A
and Shipley 1818 optical resist. The LOR-3A is spun at 500 rpm for 5 seconds
and then 7000 rpm for 45 seconds and baked for 10 minutes at 170◦C, followed
by, spinning the S1818 resist at 500 rpm for 5 seconds and then 7000 rpm for 45
seconds and baked for 60 seconds at 115◦ C. The sample is developed in MF-319
developer for 60 seconds and the sample is then placed in an O2 plasma asher
for 1 minute. An oxide removal treatment of the sample is crucial for the Ti/Au
to stick on the surface otherwise the gates will peel off during lift-off or bonding.
E-beam evaporator is used to evaporate Ti/Au (20 nm/120 nm) onto the device
which provides a clean and smooth surface. The sample holder is rotated while
evaporating to avoid the creation of lilly pads and discontinuities in the gates.
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Figure 4.18 shows optical gates deposited on GaAs where it connects the EBL
gates to large pads for bonding, usually 100 µm x 100 µm.
Figure 4.18: Top-gated Device with evaporated Ti/Au optical gates.
4.12 Back gate
In this section, a method for reproducing thinning of the sample to 50 µm using
wet etching and the subsequent ultrasonic bonding can be used to make contact
to gates on either side of the sample is presented. The wafer is thinned down
from 550 µm to 100-50 µm to effectively reduce the need to apply large negative
voltages using a back gate to modulate the density of electrons in the 2DEG
[103]. Figure 4.19 shows the schematic of the steps used to fabricate the back
gate. The GaAs wafer had an initial thickness of 550 µm before etching. After
finishing the topside fabrication of Ohmics and Schottky split gates, a photore-
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sist (SPR-220) layer of thickness 10 µm was spun on the topside of the chip to
protect the devices from wet etching. Then, the GaAs chip was mounted topside
down on a thin glass slide and the sample was then baked at 115◦C for 3 mins
for the photoresist to harden (Figure 4.19 (a)). The SPR-220 photoresist is re-
sistant to the acid peroxide etch solution and the photoresist can be removed if
the chip is soaked in acetone (Figure 4.19 (b)). The thinning of the GaAs chip
was then carried out using a sulphuric acid/peroxide solution 1:1:9 H2SO4: H2O:
H2O2. With an optimised etching rate of 15 µm/min, the chip was etched down
to a thickness of 50-100 µm (Figure 4.19 (c)). The thickness of the chip was
measured using a Dektak thickness profilometer. The chip was then loaded in
an e-beam evaporator to deposit Ti/Au (30 nm/120 nm) for the back gate met-
allisation. After the back gate metallisation, the chip was placed in acetone to
dissolve away the photoresist (Figure 4.19 (d)). The chip was then mounted with
Ti/Au metallisation facing down on a non-magnetic leadless chip carrier (LCC)
using silver epoxy to provide electrical contact and also mechanical support to the
thinned chip (Figure 4.19 (e)). Gold wire bonds were then made to the contact
pads on the topside and to the back gate via the silver conducting epoxy using
conventional ultrasonic bonder. Figure 4.20 shows scanning electron microscopy
images for a comparison between un-etched (550 µm thick chip) and etched chip
(50 µm thick) with a back gate. Figure 4.21 shows scanning electron microscopy
images of two packaged devices: (top) an etched split-gate device with a back
gate, mounted using conducting silver epoxy; (bottom) un-etched split-gate de-
vice without a back gate where a non-conductive Ge-varnish was used to glue the
chip to the base of LCC.
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Figure 4.20: A scanning electron microscopy image of the fabricated device which
shows a chip before etching (top) with a thickness of 550 µm and after etching
to a thickness of 50 µm (bottom).
Figure 4.21: A scanning electron microscopy image of final fabricated chips pack-
aged in LCCs for comparison, the top image is for packaged etched-chip with a
back gate using conducting silver epoxy, and the bottom image is for un-etched
chip without a back gate. In the latter case, non-conductive Ge-varnish was used
to glue the chip to the base of LCC.
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4.13 Packaging
Once the fabrication process is completed, the sample is then scribed and cleaved
into individual chips. The chip is then cleaned in acetone and IPA before mount-
ing on a 20 pin lead-less chip carrier (LCC). A ball of GE varnish or silver epoxy
was placed in the middle of an LCC and the chip was mounted using toothpicks
to hold them in position while the GE varnish or silver epoxy is left to be hard-
ened for at least 10 minutes. Finally, the chips are bonded using a Au wedge
bonder. A dummy device should always be used to find the optimum settings for
bonding of Ohmic and gates contacts. The bonding pads of the gates might peel
off if the power settings are too low. Figure 4.22 shows a fully packaged device
where bonds are made to Ohmic contacts and gates using an Au wedge bonder.
Figure 4.22: A microscopic image of a packaged device placed inside a 20 pin
LCC using silver epoxy.
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4.14 Summary
In this chapter, a detailed documentation of the fabrication process of making
split-gates devices as well as the development of additional gates such as a mid-line
gate, top gate and the back gate to make a systematic investigation of quasi-1D
wires in the weak confinement regime.
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Chapter 5
Wavefunction Mixing in laterally
positioned One-dimensional wires
5.1 Introduction
The split-gate device on a GaAs/AlxGa1−xAs heterostructure was first demon-
strated by Thornton et al. [14] in 1986 for the study of one-dimensional quantum
interference and interaction effects. Since, the observation of the quantisation of
conductance in ballistic 1D channels by Wharam et al. [15] and van Wees et al.
[16], the split-gate device with the addition of extra gates have been used exper-
imentally for investigating the transport of electron transport in one dimension.
The split-gate device offers confinement of the 2DEG to form a quasi-1D wire.
The profile of the split-gate determines the potential seen by the electrons and
also the electron density of the 2DEG. However, the standard split-gate device
has limited control of the quantum wire. The development of additional gates like
a mid-line, a top and a back gate offer independent control over the carrier density
and the confinement potential [104–106]. This offers the flexibility in studying the
regimes of low electron densities and weak confinement where electron-electron
interactions can be seen [107].
This chapter presents the study of electron transport in weakly-confined quasi-
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1D quantum wires for which the electron-electron interaction is supposed to be
dominant. The experiments were performed using split-gate devices fabricated
with an additional thin mid-line gate of 60 nm width, which allows relatively
independent control over the confinement strength and the carrier density in the
1D wire. The width of the channel can also be varied using a magnetic field [108].
5.1.1 Horizontally-Aligned 1D Quantum Wires
There have been prior studies on interaction effects between horizontally aligned
quantum wires. In 1989, Smith et al. managed to produce two parallel quantum
wires in a single 2DEG using split-gate devices with a central dot gate [109]. The
gates were swept simultaneously and the 1D subbands in the two channels were
populated at the same rate as the result. The conductance trace had plateaus
quantised in steps of
4e2
h
which is the sum of the conductance of two 1D wires.
In 1993, Simpson et al. measured a similar design to Smith’s device which
had independent control of the two arms of the split-gate and the dot gate. This
gives the flexibility to adjust independently the widths of the channel and the size
of the dot. When both channels were populated symmetrically, quantisation was
observed in steps of
4e2
h
[3]. Figure 5.1 shows the study performed by Simpson et
al. where one arm of the split-gate was kept at a fixed voltage, the opposite arm of
the split-gate was incremented in steps of 5 mV, and at each value the dot voltage
was swept from 0 V to the point where both constrictions were pinched off. As
a result, the number of subbands in each channel was varied simultaneously and
when both channels depopulated symmetrically, the quantisation was observed
in steps of
4e2
h
.
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Figure 5.1: Solid curves: The conductance characteristics with both constrictions
open, one arm of the split-gate is held at -1.1 V and the other is incremented
from -1.55 to -2.35 V in 10 mV steps. Each curve is offset by 10 mV for clarity.
The lower inset shows the two single channel characteristics summed to obtain
the left-hand curve. Graph is adapted from Ref [3].
In 1991, Hwang et al. had managed to produce two independently tunable
quantum wires horizontally by etching a dot in the centre of the constriction of a
split-gate device with a diameter of 200 nm. The number of subbands occupied in
the QPC on either side of the dot can be tuned independently by the gate, with
each channel having conductance steps in units of
2e2
h
to produce quantisation
steps of
4e2
h
[110].
5.1.2 Vertically-Aligned 1D Quantum Wires
The MBE growth technique has allowed very precise control of wafers growth
which allows the creation of a double quantum well with an AlxGa1−xAs barrier
the width of which can be tuned. This allowed the possibility for two parallel
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and closely separated quasi-1D channels which gives rise to interactions between
the wires.
Previous work was done where a mid-line gate with split-gate devices were
fabricated on GaAs/AlxGa1−xAs double quantum well heterostructures and mea-
surements were performed to study the effects of the interaction between two
parallel wires [4, 111–114]. Both split-gate define a 1D channel in both 2DEGs
simultaneously and the mid-line gate controls the density in one of the 1D wires.
Castleton et al. measured GaAs/AlxGa1−xAs double quantum wells with 30
nm and 2.5 nm AlxGa1−xAs barriers, respectively [4]. There are two regions when
both wires behaved independently, and a region when both wires were populated
simultaneously. Figure 5.2 (a) shows G12 for a device with split-gate and a mid-
line gate in-between with a 30 nm AlxGa1−xAs barrier as a function of Vsg for
increments of Vmg from 0.50 V to -0.48 V in 20 mV increments. Three regions
are observed in the graph. Firstly, the triangular areas at the bottom right and
bottom left ’U’ and ’L’ arise from a single quasi-1D wire in either layers of the
2DEG where both wires had conductance plateaus in steps of
2e2
h
. In the middle
region, two 1D wires are conducting in parallel with a conductance equal to the
sum of both wires which is characteristics for uncoupled wires. Figure 5.2 (b)
shows the transconductance plot,
δG12
δVsg
, of data from (a), as a function of Vmg
and Vsg. Areas U and L show the subbands of a single 1D wire in either 2DEG.
There is a region of double-wire mixing together giving rise to bonding and anti-
bonding states.
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Figure 5.2: (a): Conductance traces of a double-quantum-wire device with a 30
nm AlxGa1−xAs barrier. Vsg is swept for fixed Vmg, where Vmg is incremented
between traces from 0.5 V to -0.48 V. A single wire conducts in regions of U and
L delineated by a dashed line from the region in which both wires conduct in
parallel (b): transconductance plot,
δG12
δVsg
, of data from (a), as a function of Vmg
and Vsg. Light regions indicate ballistic plateaus and dark regions indicate risers
between plateaus . Both (a) and (b) are adapted from Ref [4].
5.1.3 Motivation
The coupling between the two 1D wires depends on the interaction and overlap
between their wavefunctions. Thomas and Castleton et al. [112, 113] measured
two quantum wires with a separation between the double quantum wells around
30 nm. Previously, double quantum well wafers were favoured as it can produce
1D wires that can be much closer together than laterally patterned parallel 1D
wires formed in a single 2DEG [3, 109, 110]. It is challenging to create two 1D
wires closely separated in a single 2DEG by electrostatic gating due to limitations
in lithographic resolution [4]. In the present work, split-gate devices with mid-line
gates were fabricated and the mid-line gates were carefully patterned with width
varying from 20 to 80 nm in an attempt to create two 1D wires closely separated
in a single 2DEG.
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5.1.4 Device Design
A mid-line gate is deposited on the surface of GaAs/AlxGa1−xAs heterostructure
in between the split-gate. By applying either a negative or positive voltage to the
mid-line gate, electrons are either repelled or attracted from the 2DEG. Thus, the
mid-line gate can control the electron density in the 1D wire. A strong negative
bias on the mid-line gate could divide the channel into two laterally 1D wires and
if the width of the mid-line gate is thin, it may allow interactions between the
two 1D wires. A 300 nm cross-linked PMMA layer was deposited on the channel
below the metal track connecting the mid-line and the optical gate to reduce
any asymmetry effects in the channel arising from the track and therefore, only
allowing the mid-line gate to be on the surface of the channel. The disadvantages
of this design is the additional two electron beam lithography stages, first is
exposure of the cross-linked dielectric layer and the second is the deposition of
the mid-line gate itself. Figure 6.2 shows a schematic of the mid-line gate in
between the split-gate with cross-linked PMMA deposited underneath the tracks
connecting the mid-line gates.
5.1.5 Measurement
Split-gate devices with a thin mid-line gate used in the present work were fabri-
cated on a delta doped GaAs/AlxGa1−xAs heterostructure. The two-dimensional
electron gas is located 286 nm below the surface, with electron density, n2d
2.2× 1011cm−2 and mobility µ of 7.95× 106cm2/V s; further details of the wafer
used, W731, is given in appendix A. The split-gate devices has a length of 400
nm and width of 700 nm and the mid-line gate has a width of 60 nm. The
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Figure 5.3: A schematic diagram of a mid-line-gated with split-gate device.
measurements were performed in a cryogen-free dilution refrigerator with a base
temperature of 10 mK and electron temperature of 70 mK. Two terminal differ-
ential conductance G =
dI
dV
was measured with a sinusoidal excitation voltage of
10 µV at frequency of 77 Hz. The magnetic-field measurements were conducted
with the field perpendicular to the plane of the 2DEG.
5.1.6 Mode of Operation
The split-gate devices with a mid-line gate devices are operated by applying a
fixed voltage on the mid-line gate, Vmg, and sweeping the negative voltage applied
to the split-gate, Vsg. The voltage applied to the split-gate creates the 1D wire and
controls mainly the strength of the confining potential in the transverse direction.
The mid-line gate controls the density in the 1D wire and can be varied using,
Vmg.
Figure 5.4 shows the conductance plot of a split-gate device with a standard
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Figure 5.4: Conductance data from a mid-line gated device at T = 10 mK and
electron temperature of ∼ 70 mK. For each trace Vsg is swept and Vmg is fixed.
Vmg is incremented in steps -30 mV intervals from 0.1 V on the left to -5.0 V
on the right. The split-gate have dimensions of 400 nm in length and 700 nm in
width, with a 80 nm wide mid-line gate.
mid-line gate of a width of 80 nm. For each trace, the conductance is measured
as a function of Vsg at a fixed value of mid-line gate, Vmg. Vmg is incremented
in steps of 30 mV intervals from 0.1 V on the left to -5.0 V on the right. As
Vmg becomes more negative, the electrostatic potential confining the 1D channel
becomes stronger. The conductance traces from left to right means that 1D
wire is moving from a stronger confined regime to a weakly confined regime.
The plateaus become shorter and less defined as the device move from strong to
weak confinement. The mid-line, Vmg, controls the density of the electrons in
the channel between the split-gate. As Vmg becomes more negative, the pinch-off
voltage of Vsg moves to less negative voltages which is consistent with a lower
carrier density [104].
Figure 5.5 shows the greyscale plot of data, shown in figure 5.4. When no
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Figure 5.5: Greyscale plot of transconductance of the data in figure 5.4,
dG
dVsg
, as
a function of Vsg and Vmg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
voltage is applied on the mid-line gate, the 1D system is in the strong confine-
ment regime, on making the mid-line gate progressively negative this results in
weakening the confinement eventually all the plateaus smear out at Vmg ∼ -4 V
(figure 5.5).
5.2 Results
The section shows the conductance results on a mid-line gated split-gate device
with mid-line gate width of 60 nm. One of the major results in this chapter is
the possible formation of two horizontally aligned 1D wires in a single 2DEG.
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Figure 5.6: Conductance data from a mid-line gated device at T = 10 mK and
electron temperature of ∼ 70 mK. For each trace Vsg is swept and Vmg is fixed.
Vsg is incremented in steps -30 mV intervals from 0.0 V on the left to -5.9 V on
the right. The split-gate have dimensions of 400 nm in length and 700 nm in
width, with a 60 nm wide mid-line gate.
Figure 5.6 shows three distinct regions are observed. The regions at the right
side and bottom left arise from a single quasi-1D channel on either side of the
mid-line gate. Both 1D wires exhibit quantised ballistic conductance plateau in
steps of
2e2
h
. In the mixed region, two 1D wires are present and conduct in
parallel with a total conductance equal to the sum of the conductance of each
wire in steps of
4e2
h
. There is a smooth transition of conduction from one wire to
other while maintaining the ballistic conductance. Comparing the effect of the
mid-line gate on the conductance behaviour in figures 5.4 and 5.6, it can be seen
that a wide mid-line gate of 80 nm tunes the density of the channel while a 60 nm
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thin mid-line gate is capable dividing the channel to create two 1D wires. Figure
5.7 shows a blow up of figure 5.6 at the transition where two 1D wires conduct
simultaneously in steps of
4e2
h
.
Figure 5.7: A blow up of conductance data of figure 5.6 at the transition where
two 1D wires conduct simultaneously. For each trace Vsg is swept and Vmg is fixed.
Vsg is incremented in steps -30 mV intervals. The split-gate have dimensions of
400 nm in length and 700 nm in width, with a 60 nm wide mid-line gate.
To understand the conductance characteristics better, figure 5.6 is differenti-
ated with respect to Vsg to produce the grey scale plot shown in figure 5.8. The
black lines correspond the transconductance
dG
dVsg
maxima between plateaus, in-
dicating where a 1D sub-band edge crosses through the chemical potential. The
1D sub-band edges are therefore represented by the red lines in figure 5.10. A
mixing region is depicted by the two sets of lines overlapping where crossing of
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Figure 5.8: Greyscale plot of transconductance of the data in figure 5.6,
dG
dVsg
, as
a function of Vsg and Vmg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
1D subbands from each wire is shown clearly in figure 5.8 which indicates that
subbands of each wire are populated simultaneously. Figure 5.9 shows a blow up
of figure 5.8 at the transition where two 1D wires conduct simultaneously in steps
of
4e2
h
.
Figure 5.10 shows solid lines representing the maxima of
dG
dVsg
which corre-
sponds to subbands of the 1D wires. The red solid lines correspond to subbands
from the first 1D wire while the blue solid lines correspond to subbands from the
other 1D wire. The crossing of the 1D subbands between the two wires are smooth
and that the two wires are clearly uncoupled [5, 115]. Castleton et al. performed
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Figure 5.9: A blow up of the greyscale plot in figure 5.8,
dG
dVsg
, as a function
of Vsg and Vmg at the transition where two 1D wires conduct simultaneously
in steps of
4e2
h
. Regions of high transconductance are shown in grey and low
transconductance (plateaus) in black.
similar measurements of two uncoupled 1D wire using devices fabricated on a
DQW wafer which contained two 15 nm wide quantum wells separated by a 30
nm AlxGa1−xAs barrier [4]. In addition, Thomas and Castleton et al. measured
mid-line gated devices on a DQW where the AlxGa1−xAs barrier was 30 nm and
in these devices the 1D wires in each well were un-coupled, and showed that the
1D sub-bands in the both wires simply add up [4, 112].
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Figure 5.10: Solid lines represent the maxima in
dG
dVsg
of the data presented in
figure 5.6. The red solid lines correspond to subbands from the first 1D wire while
the blue lines correspond to subbands from the second wire.
5.2.1 Perpendicular Magnetic field
The section describes the effect of applying a perpendicular magnetic field on the
conductance traces. It is shown that the application of a perpendicular magnetic
field widens the sub-band spacing of the 1D wire compared to no magnetic field
[116]. The application of perpendicular magnetic field changes the conductance
plateaus as they increase in length, across the whole range of confinement. This
reflects an increased subband spacing due to the additional confinement from the
magnetic field and subsequent magnetic depopulation of higher 1D subbands. The
conductance and the quality of the quantisation should improve and be cleaner in
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Figure 5.11: Conductance data from a mid-line gated device at T = 10 mK and
electron temperature of ∼ 70 mK. For each trace Vsg is swept and Vmg is fixed.
Vmg is incremented in steps -30 mV intervals from 0.1 V on the left to -5.0 V on
the right. A perpendicular magnetic field has been applied a) 0.0 T b) 0.4 T.
the presence of a perpendicular magnetic due to the reduction of backscattering
[116, 117]. Figure 5.11 (b) shows the conductance plot in presence of a perpen-
dicular field of 0.4 T where the region of plateaus in the first wire increase in
length which reflects an increased subband spacing and also magnetic depopula-
tion of higher subbands compared to that of 0 T in figure 5.11 (a). In addition,
the region of double-wire mixing together has been reduced by the perpendicular
magnetic field. This magnetic-field behaviour shows there is no existence of an
impurity in or near the 1D wire.
Figure 5.12 shows the greyscale plot of the device measured in different per-
pendicular magnetic fields varied from 0.0 T to 0.6 T in steps of 0.1 T. The
regions at the right side shows the subbands arising from a single quasi-1D chan-
nel and the regions at the left side shows the subbands arising from the other
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single quasi-1D channel which shows three subbands. As the magnetic field is
increased, the subband spacing increases and magneto-electric depopulation of
higher subbands occurs where subbands depopulates from twenty subbands at
zero field to six subbands at 0.6 T. The mixing region where both subbands of
the wires add up decreases when the perpendicular magnetic field increased. At
0.6 T, the mixing region has decreased to just the mixing of the first subbands.
The mixing regime disappears with increasing magnetic field due to increase in
the lateral separation of the edge states in the different 1D wire. The application
of a perpendicular magnetic field localise the wavefunction of electrons thus re-
ducing the overlapping of two 1D wires. Figure 5.12 (f) shows only a few Landau
subbands which exhibit a large level of repulsion in the order of ~ωc.
5.2.2 Lateral Shifting of 1D Wire
Asymmetric voltage bias can be applied to the arms of the split-gate to laterally
shift the 1D wire [118, 119]. It is used to move the 1D wire across the channel to
probe the variation of potential in the channel or to move the 1D wire away from
an impurity. In this section, the conductance is measured by changing the offset
voltages on the arm of the split-gate by applying an offset voltage on one gate
and sweep both split-gate together. Williamson et al. estimated the distance of
the shift of the 1D wire across the channel and is given as [120]
xmin =
(
l
2
)
V1 − V2
V1 + V2
(5.1)
where xmin is the position of the potential minimum of the 1D channel, l is
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the split-gate separation, and V1 and V2 are the voltages applied to the right and
left arms of the split-gate, respectively. If the asymmetric bias is large enough,
the channel can moved far away from any impurity existing in the channel.
5.2.2.1 Laterally shifting the 1D Channel
Figure 5.13: Conductance characteristics of the sample as the 1D channel is
shifted laterally. The conductance is measured as a function of Vmg and Vsg is
stepped from left-to-right in increments of -30 mV in all the plots. In a) the 1D
channel is laterally shifted by applying an offset of 0.1 V between the arms of the
split-gate. In b) the channel is shifted with an offset of 0.2 V. In c) the channel
is shifted with an offset of 0.3 V. In d) the offset is increased to 0.5 V.
Figures 5.13 (a) to (d) show the conductance characteristics of the sample for
different bias voltages between the two arms of the split-gate. Figure 5.6 shows
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a symmetric bias is applied and Vmg is stepped from 0.0 V on the left to -5.9
V on the right in intervals of -30 mV. In figure 5.13 (a) an offset of 0.1 V is
applied, which laterally shifts the 1D channel in one direction. In figure 5.13
(b) the channel is shifted by 0.2 V. The channel is shifted further in the same
direction in figure 5.13 (c) and (d) where an offset of 0.3 and 0.5 V is applied
respectively. It is important to note that the plateaus are well defined and do
not change in length which reflects no change in the subband spacing due to the
asymmetric bias. As the left arm is incremented by a positive offset, V2, by 0.1 V,
the higher plateau of the right-side 1D quantum wire disappear, leaving only two
plateaus in the 1D wire and the mixing regime has also decreased. The arm of
the split-gate is incremented further by a positive offset, V2, of 0.2 V, resulting in
the second plateau disappearing in the right-side 1D quantum wire, leaving only
one plateau in the 1D wire which results in the mixing regime reducing further.
The arm of the split-gate is incremented further by a positive offset, V2, of 0.5
V, resulting in all the quantised plateaus of the right-side 1D wire disappearing,
leaving only left-side 1D wire conducting which results in the disappearance of
the mixing regime as well.
Figure 5.14 shows a more detailed picture in the greyscale plot of data shown
in figure 5.13 where a positive asymmetric voltage is applied on the left arm of
the split-gate, V2, from 0.1 V to 0.5 V in steps of 0.1 V. The higher subbands of
the right-side 1D wire starts disappearing gradually as the asymmetric voltage,
V2, is increased and the 1D wire disappears completely by applying an offset of
0.5 V and only the subbands of the first wire are visible. Using equation 5.1, the
1D wire was estimated to shift in the strong-confinement regime: V1=-1.49 V
and V2=-0.99 V, giving xmin = 84.5 nm. A lateral shift of 1D wire by 84.5 nm is
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needed to remove the second 1D wire and its mixing region. This confirms that
the creation of the two wires is by means of electrostatic effects only and not by
an impurity sitting in the 1D channel.
To examine the symmetry in the channel, the conduction channel was laterally
shifted by applying an asymmetric voltage on the other arm of the split-gate, V1.
A negative voltage was applied to the right arm of split-gate. Figure 5.15 shows
the greyscale plot of where a negative asymmetric voltage is applied on the right
arm of the split-gate, V1, from -0.1 V to -0.5 V in steps of -0.1 V. Similar to
figure 5.14, the higher subbands of the right-side 1D wire starts disappearing
gradually as the asymmetric voltage, V1, is increased and the 1D wire disappears
completely by applying an offset of -0.5 V and only the subbands of the first wire
are visible. This confirms that the potential in the channel is symmetric.
5.2.2.2 Laterally shifting the 1D Channel in Reverse Direction
The 1D channel was laterally shifted in the opposite direction by applying a
positive asymmetric voltage on the other arm of the split-gate, V1. Figures 5.16
(a) to (d) show the conductance characteristics of the sample for different positive
asymmetric voltages applied on right-side arm of the split-gate, V1. Figure 5.16
(a) shows a symmetric bias is applied and Vmg is stepped from 0.0 V on the
left to -5.9 V on the right in intervals of -30 mV. In figure 5.16 (b) an offset of
3.5 V is applied, which laterally shifts the 1D channel in the other direction. In
(c) the channel is shifted by 6.5 V. The channel is shifted further in the same
direction (d) where an offset of 7.7 V is applied respectively. It is important
to note that the plateaus are well defined and do not change in length which
reflects no change in the subband spacing due to the asymmetric bias. As the
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arm is incremented by a positive offset, V1, the higher plateaus of the left-side 1D
quantum wire disappear, leaving only five plateaus in the 1D wire and the mixing
regime has also decreased. The arm of the split-gate is incremented further by
a positive offset, V1, of 6.5 V, resulting in the left-side 1D wire disappearing
leaving only a reduced mixing regime. The arm of the split-gate is incremented
further by a positive offset, V1, of 7.7 V, resulting in all the quantised plateaus
disappearing from the left-side 1D quantum wire, leaving only the right-side 1D
wire conducting and the mixing regime has also disappeared. Using equation 5.1,
the 1D wire was estimated to shift in the week-confinement regime: V1=-1.07 V
and V2=-8.77 V, giving xmin = 274.0 nm. A lateral shift of 1D channel by 274.0
nm is needed to remove the first 1D wire and its mixing region. This confirms
that the creation of the two wires is not made in the middle of the channel. Figure
5.17 shows the greyscale plot of where a positive asymmetric voltage is applied
on the right arm of the split-gate, V1, from 3.5 V to 7.7 V. The higher subbands
of the left-side 1D wire starts disappearing gradually as the positive asymmetric
voltage, V1, is increased and the 1D wire disappears completely by applying an
offset of 7.7 V and only the subbands of the other, smaller 1D wire are visible.
5.2.3 Sub-band Spectroscopy Measurements
The energy subbands of a 1D wire can be examined using a finite bias across
the quantum wire. Patel et al. had developed the measurement technique to
measure the subband energy of 1D wires after it was theoretically predicted by
Glazman [50, 52, 53, 121]. The differential conductance G = dI/dVsd with a
finite dc source-drain bias voltage, Vsd, is measured by using a lock-in technique
119
Figure 5.16: Conductance characteristics of the sample as the 1D channel is
shifted laterally. The conductance is measured as a function of Vmg and Vsg is
stepped from left-to-right in increments of -30 mV in all the plots. In a) the 1D
channel is laterally shifted by applying an offset of 3.5 V between the arms of the
split-gate. In b) the channel is shifted with an offset of 6.5 V. In c) the channel
is shifted with an offset of 7.0 V. In d) the offset is increased to 7.7 V.
120
F
ig
u
re
5.
17
:
G
re
y
sc
al
e
p
lo
t
of
tr
an
sc
on
d
u
ct
an
ce
of
th
e
d
at
a
in
fi
gu
re
5.
6,
d
G
d
V
sg
,
as
a
fu
n
ct
io
n
of
V
sg
an
d
V
m
g
.
R
eg
io
n
s
of
h
ig
h
tr
an
sc
on
d
u
ct
an
ce
ar
e
sh
ow
n
in
gr
ey
an
d
lo
w
tr
an
sc
on
d
u
ct
an
ce
(p
la
te
au
s)
in
b
la
ck
.
121
where an ac signal is superposed with a dc source-drain bias voltage was applied.
Sub-band spectroscopy measurements were performed along the spectrum of 1D
regime from strong confinement to the weak confinement. Figure 5.18 shows the
traces selected for dc bias measurement in the regions of left-side 1D wire, the
mixing regime and right-side 1D wire by varying the mid-line gate voltages.
Figure 5.18: Conductance characteristics of the 1D channel and the conductance
is measured as a function of Vmg and Vsg is stepped from left-to-right in in-
crements of -50 mV in all the plots. The bold, black traces from left to right
correspond to sub-band spectroscopy performed in different regions of 1D wire
where different mid-line gate voltages, Vmg, have been applied a) to g).
Figure 5.19 shows the greyscale of the dc-bias measurements of traces (a) to
(d) shown in figure 5.18 where the dc bias voltage of 3 mV to -3 mV in steps
of 0.1 mV is applied between source and drain of the device. Diagonal branches
that cross are observed in the greyscale plots and a branch that moves upwards
as the magnitude of the source-drain bias increase indicates that the chemical
potential at the drain falling through the bottom of a sub-band and the downward
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moving branch indicates that the source chemical potential is rising through the
bottom of a sub-band. When the sub-bands cross, the source and drain chemical
potentials are passing through sub-band minimum simultaneously. The crossing
of the sub-bands at a non-zero source-drain bias corresponds to the source and
drain potentials being at the bottom of adjacent sub-bands and the sub-band
energy spacing can be deduced from it. The transconductance maximum in grey
shows the coincidences of the chemical potential of the source or drain reservoir
with 1D subband edges. The energy separation between subsequent 1D-subband
edges can be deduced from the diamond patterns of the transconductance maxima
(grey colour) on the drain bias voltage scale and is given by equation [53, 122]
∆E(n,n+1) =
e
2
(V1 + V2) (5.2)
where E is subband spacing and V1 is the source-drain voltage at which the
first extremum in d2I/d2V occurs and V2 is the voltage of the second extremum
and the subband energy spacing is determined only at the gate voltage of coinci-
dence.
Figure 5.19 (a) shows the subbands of the first 1D wire which has 16 subbands
at Vmg of 0.0 V and a subband spacing, E(0,1), of 2.5 meV. In figure 5.19 (b) shows
two clear distinct regions, firstly, the subbands of the first 1D wire and other is
the subbands of the mixing region which happens at Vsg of -1.5 V. The higher
subbands of the first 1D wire starts depopulating and only has 8 subbands left as
the 1D wire is moved to the weak confinement regime and the subband spacing of
the 1D has reduced to be, E(0,1), 1.9 meV. The mixing regime shows three plateaus
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and the subband spacing is around 1.4 meV. In figure 5.19 (c) shows two clear
distinct regions, firstly, the subbands of the 1D wire and other is the subbands
of the mixing region which happens at Vsg of -1.5 V. The higher subbands of
the first 1D wire depopulate further and only 3 subbands are left as the 1D wire
is moved to a weaker confinement regime and the subband spacing of the 1D
has reduced to be, E(0,1), 1.5 meV. The mixing regime shows strengthening of the
first plateau and subband spacing is around 1.4 meV. In figure 5.19 (d) shows two
distinct regions, firstly, the subbands of the 1D wire and other is the subbands of
the mixing region which happens at Vsg of -1.4 V. Only one subband of the first
1D wire is present as the 1D wire is moved to a weaker confinement regime and
the subband spacing of the 1D is, E(0,1), 1.5 meV. The mixing regime becomes
more pronounced and shows strengthening of the plateaus and subband spacing
of the double jump is around 1.0 meV. In figure 5.20, dc-bias plots for traces
(e) to (g) of figure 5.18 are shown where the dc bias voltage is varied from 3
mV to -3 mV in steps of 0.1 mV. Figure 5.20 (e) shows the subbands spacing
of a direct double jump to
4e2
h
followed by another jump from
4e2
h
to
6e2
h
and
the subband spacing is estimated to 1.5 meV. This happens when each 1D wire
is contributing symmetrically to the 1D conduction and this can be seen by two
subbands overlapping at Vsg of -1.6 V. Figure 5.19 (f) shows the subbands spacing
of a direct double jump to
4e2
h
and the subband spacing is estimated to 1.6 meV.
Figure 5.19 (g) shows the subbands of the other 1D wire which has 3 subbands
and a subband spacing, E(0,1), of 1.0 meV which has a smaller subband than other
1D wire by a factor of 0.5.
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Figure 5.20: Greyscale plot of transconductance,
dG
dVsg
, of the data in figure 5.18
e) to g) as a function of Vsg and Vmg. Regions of high transconductance are shown
in grey and low transconductance (plateaus) in black.
5.2.4 ZBA Measurement
A narrow conductance peak called a zero-bias anomaly (ZBA) is observed as
the dc source-drain bias, Vsd, is swept through zero [123–125]. The ZBA occurs
between conductances of zero and
2e2
h
. At higher temperatures, the ZBA peak
reduces and disappears. Cronenwett et al. suggested that the formation of a
zero-bias conductance peak and the associated enhancement of the peak below
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Figure 5.21: a) Differential conductance versus dc bias characteristics in three
different regions: a) left-side 1D wire b) mixing regime where a double jump
occurs c) right-side 1D. Vsd is swept from 3 mV to -3 mV at fixed Vmg and Vsg
and Vsg is incremented by 2 mV between traces while Vmg remains fixed. a) Vmg
is fixed at -0.0 V b) Vmg is fixed at -2.7 V c) Vmg is fixed at -3.5 V.
2e2
h
at low temperatures are similar to the Kondo effect seen in quantum dots
[123]. However, Chen et al. suggests a simple phenomenological model to explain
the occurrence of a ZBA peak when the 1D subband energy rises with increasing
127
source-drain bias and argue that the Kondo mechanism is not required for zero-
bias anomalies to occur in quantum wires [124].
A ZBA measurement was performed in the three distinct regimes of 1D the
right-hand 1D wire, the mixing regime and left-hand 1D wire. Figure 5.21 shows
the bold and black traces in the three regimes for which the ZBA measurements
were performed at various mid-line gates voltages, Vmg, 0.0V, -2.7V and 3.5V
respectively. Vsd is swept from -3 mV to 3 mV at fixed Vmg and Vsg values
and then Vsg is incremented between traces by 0.002 V. Figure 5.21 (a) shows
the ZBA measurement of left-hand side 1D wire and below
2e2
h
, a ZBA peak
exists which disappears beyond
2e2
h
. Figure 5.21 (b) shows ZBA in the mixing
regime where a jump to
4e2
h
occurs where a weak ZBA is present and strengthens
up to
4e2
h
plateau. In a 1D quantum wire, the ZBA is normally present for all
conductances traces below
2e2
h
and the double-jump in the mixing regime does
not show a simple doubling of the single 1D wire characteristics. Below
e2
h
at
Vsd= 0, the ZBA has disappeared. Figure 5.21 (c) shows ZBA in the left-hand 1D
wire where ZBA is suppressed and not present and the ZBA suppression persists
across the whole range of confinement. It is interesting to point out that a ZBA
was observed in both the left-hand 1D wire and the mixing regime and not seen
on the right-hand wire.
5.2.4.1 ZBA Temperature Dependent Measurement
The ZBA measurement was performed again at 500 mK. Figure 5.22 shows the
dc-bias measurements as the temperature is increased to 500 mK. As expected,
the ZBA peak weakens with increase in temperature and is completely suppressed.
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Figure 5.22: Differential conductance versus dc bias characteristics in three dif-
ferent regions at 500 mK: a) left-side 1D wire b) mixing regime where a double
jump occurs c) right-side 1D. Vsd is swept from 3mV to -3mV at fixed Vmg and
Vsg and Vsg is incremented by 2 mV between traces while Vmg remains fixed.
The mid-line gate, Vmg, is fixed at -0.0 V in a). The mid-line gate, Vmg, is fixed
at -2.7 V in b) and the mid-line gate, Vmg, is fixed at -3.5 V in c).
Figure 5.23 shows a detailed temperature study performed in the mixing
regime at Vmg=-2.7 V where the double jump to
4e2
h
occurs. The split-gate
voltage, Vsg, was fixed at -1.35V where 0.7(
2e2
h
) occurs and the temperature was
varied from 20 mK to 1.0K. The ZBA peak gradually weakens as the temperature
is increased and the peak is completely suppressed at 500 mK.
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Figure 5.23: a) Differential conductance versus dc bias characteristics in the
mixing regime where a double jump occurs. Vsd is swept from 3 mV to -3 mV at
fixed Vmg at -2.7 V and fixed Vsg at -1.35V (0.7 structure). The temperature was
varied from 20 mK, 50 mK, 100 mK, 150 mK, 200 mK, 250 mK, 300 mK, 350
mK, 400 mK, 450 mK, 500 mK, 600 mK, 700 mK, 800 mK, 900 mK and 1000
mK. The traces are vertically offsetted for clarity and the lowest trace is taken
at 20mK.
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5.3 Summary
In this chapter a device consisting of split-gates and thin mid-line gates of width
of 60 nm was used in an attempt to create two lateral and closely separated 1D
wires in a single 2DEG. The differential conductance measurements showed two
1D wires conducting as well as a mixing region in-between those wires. The mix-
ing region showed an addition of both the wires to 4e2/h which indicates that
both 1D wires are uncoupled. The different regimes of the differential conduc-
tance measurements were explored further by performing subband spectroscopy
measurements using a dc-bias technique thus allowing the investigation of sub-
band energies of the adjacent and mixed 1D wires. A detailed study was done
to investigate the effect of perpendicular magnetic field on the mixing between
the two 1D wires. The application of a perpendicular magnetic field localised
the wavefunction of 1D wires thus reducing the overlapping of two 1D wires.
Asymmetric voltage bias was applied to the arms of the split-gates device to lat-
erally shift the channel to probe the variation of potential in the channel. The
experimental data confirmed that the creation of the two wires is by means of
electrostatic effects only and not by an impurity in the channel.
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Chapter 6
Wavefunction Hybridisation in Laterally-
coupled One-Dimensional Quantum
Wires
6.1 Introduction
Mixing of the wavefunctions occurs in a strong coupled device when two 1D wires
are closely separated. The coupling between the two 1D wires depends on the
interaction and overlap between their wavefunctions. Thomas and Castleton et
al. measured two strongly coupled 1D quantum wires with a separation between
the double quantum wells around 2.5 nm [112–114]. Previously, double quantum
well wafer was favoured as it can produce 1D wires that can be much closer
together than laterally patterned parallel 1D wires formed in a single 2DEG and
therefore provide a good testing ground for investigating interaction effects in
one dimension [3, 109, 110, 126, 127]. It is challenging to create two 1D wires
closely separated in a single 2DEG by electrostatic gating due to limitations in
lithographic resolution [4]. In the present work, a very thin mid-line gate, 20 nm
wide, was carefully patterned in an attempt to investigate interaction effects.
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6.2 Wavefunction Coupling
The coupling of electrons in two 1D wires can be explained in terms of the wave-
function of individual 1D wires. The potential of 1D constriction can be described
as a saddle point where a parabolic barrier in the x direction and a parabolic con-
finement in y-direction. The two 1D wires are assumed to have two aligned saddle
points at the same position (x, y), and their transport properties are determined
by the wavefunctions Ψj(x, y, z) where j = u or l representing the two 1D wires.
The unperturbed wavefunction of each 1D wire are separable and can be expressed
as [112, 113]
Ψj(x, y, z) = e
ikxxφi,n(y)Zi,n(z) (6.1)
where n = p for i = u and n = q for i = l, φj,n(y) is nth 1D subband
wavefunction and Zi,n(z) is the wavefunction of ground state of the quantum well
and it is dependant on the 1D subband index n. A peak in dG/dVsg occurs at
kx = 0 and the matrix that determines the mixing between subbands p and q of
1D wires u and l respectively can be expressed [112, 113]
〈Ψu|Vz|Ψl〉 =
∫
φu,p(y)φ
∗
l,q(y)dy
∫
Zu,p(z)V (z)Z
∗
l,q(z)dz (6.2)
where V (z) is the conduction band profile of the quantum well. The coupling
between the two wavefunctions is determined by the integral
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I =
∫
φu,p(y)φ
∗
l,q(y)dy (6.3)
when the integral I is zero, the 1D subbands p and q cross without mixing. The
alignment of the two 1D wires and symmetries of their wavefunctions influences
the integral I. When the two 1D wires are misaligned, I 6= 0, there will be
complicated mixing of the entire subbands of the two wires. When the two 1D
wires are aligned and have the same width, I = δp.q, the y and z components
of the unperturbed wavefunctions mix when p = q = n to give the bonding and
anti-bonding states. The bonding wavefunction can be expressed [112, 113]
Fn(y, z) =
1√
1 + β2
[φl,nZl,n(z) + βφu,n(y)Zu,n(z)] (6.4)
and anti-bonding wavefunction can be expressed as
Fn(y, z) =
1√
1 + β2
[φl,nZl,n(z)− φu,n(y)Zu,n(z)] (6.5)
where β is constant describing the extent of the wavefunction is in each wire
and is determined by the position along the axis of the 1D wire which is a linear
combination of the split-gates voltages, Vsg, and the mid-line gate, Vmg. When the
1D wires are at resonance (β = 1), the energy gap, ∆nSAS, between the symmetric
and antisymmetric 1D subbands at their anti-crossing is given by the integral
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∆nSAS = 2
∫
Zu,p(z)V (z)Z
∗
l,q(z)dz (6.6)
At B = 0 the integral I = δp,q, there is only mixing between subbands of the
same index. Applying an in-plane magnetic field will introduce a relative shift of
the two 1D wires wavefunctions in ky-space by an amount δky = eBd/~ where d
is the tunnelling distance between the 1D wires in the z-direction and the overlap
integral can be written as [112, 113]
I =
∫
φ˜u,p(ky − eBd/~)φ˜∗l,q(ky)dky (6.7)
where φ˜j,p(ky) is the Fourier transform of φj,p(y). Applying an in-plane mag-
netic field alters the integral ,I, and mixing between subbands of different index
occurs and hence anti-crossings.
6.3 Subband Energy locking
When a pair of energy levels of a system approach another similar system, a
perturbation occurs causing the system to couple leading to energy levels either
to cross or anti-cross as seen in figure 6.1 (a) and (b) respectively [128]. Anti-
crossing of energy levels occur as a result of quantum hybridisation between the
two subsystems and crossing of energy levels occurs when the Hamiltonian matrix
responsible for the hybridisation vanish due to symmetry.
The hybridisation of the energy subbands opens an energy gap causing the
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lifting of the energy level and this gap can be expressed as δSAS and can be seen
in figure 6.1 (b). Sun et al. proposed a third possibility arising when adjacent
energy levels lock together instead of repelling each other and it can be seen in
figure 6.1 (c) [5]. The energy levels lock when the energy level cross near the
Fermi level leading to a charge imbalance occurring and the energy levels lock
together.
Figure 6.1: A schematic diagram of the energy levels in a system of two conductors
as a function of gate voltage where levels may cross a), anti-cross b) or lock c).
The figure has been adapted from ref [5].
6.4 Experimental Methods
6.4.1 Wafer Details
The devices used in this chapter were fabricated on a delta doped GaAs/AlxGa1−xAs
heterostructures. The two-dimensional electron gas is located 286 nm below the
surface, with electron density, n2d, 2.2 × 1011cm−2 and mobility µ of 7.95 ×
106cm2/V s and further details of the wafer used, W731, is given in appendix A.
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6.4.2 Device Fabrication
Split-gate devices with a thin mid-line gate were drawn using electron-beam
lithography and Ti/Au was deposited to form Schottky gates. The split-gates
device in the present work has a length of 400 nm and width of 700 nm and the
mid-line gate has a width of 20 nm. the mid-line gate can control the electron
density in the 1D wire. A strong negative bias on the mid-line gate could divide
the channel into two lateral 1D wires and if the width of the mid-line gate is
thin, it may allow interactions between the two 1D wires. In addition, a 300 nm
dielectric layer of cross-linked PMMA was deposited on the channel below the
track and the optical gate of the mid-line gate. Figure 6.2 shows an optical image
of the mid-line gate in between the split-gates with cross-linked PMMA deposited
underneath the tracks connecting the mid-line gates.
6.5 Results
This section addresses a more comprehensive study of the interactions effects in
laterally coupled quantum wires showing the crossing and anti-crossing of the 1D
subbands.
6.5.1 Mid-line Gate Characteristics
The main result in this chapter is the formation of a coupled horizontally aligned
pair of 1D wires in a single 2DEG. Figure 6.3 shows two-terminal conductance
G=dI/dV plot where the mid-line gate voltage, Vmg, was varied from 0.0 to -
6.0 V in -30 mV steps. The split-gates voltage, Vsg, defines the 1D quantum
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Figure 6.2: An optical image of the split-gates devices with a 20 nm wide mid-line
gate.
wire and as Vmg becomes more negative the subbands in the right-side side wire
are depopulated first. There are three distinct regions that are observed. The
regions at the right side and bottom left arise from a single quasi-1D channel on
either sides of the mid-line gate. Both 1D wires exhibit clean quantised ballistic
conductance plateaus in steps of
2e2
h
. In the mixed region, complicated structures
occur where 1D subbands of the two wires become nearly degenerate. In the
mixed region, the 1D wires are present and conduct with a total conductance
equal to the sum of the conductance of each wire. There is a smooth transition of
conduction from one 1D wire to other while maintaining the ballistic conductance.
Therefore by varying Vsg and Vmg, the fraction of the current passing through
both 1D quantum wires can be tuned. Figure 6.4 shows a blow up of figure 6.3 at
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Figure 6.3: Conductance data from a mid-line gated device at T = 10 mK and
electron temperature of ∼ 70 mK. For each trace Vsg is swept and Vmg is fixed.
Vsg is incremented in steps -30 mV intervals from 0.0 V on the left to -6.0 V on
the right. The split-gates have dimensions of 400 nm in length and 700 nm in
width, with a 20 nm wide mid-line gate.
the mixing region to show a more detailed picture of the crossing and ant-crossing
of both 1D wires.
To understand the conductance characteristics better, figure 6.3 is differenti-
ated with respect to Vsg to produce a grey-scale plot shown in figure 6.5. The
black lines correspond the transconductance
dG
dVsg
maxima between plateaus in-
dicating where a 1D sub-band edge crossing through the chemical potential. The
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Figure 6.4: A blow up of the conductance data of figure 6.3 at the mixing region of
the 1D wires where both wire cross. For each trace Vsg is swept and Vmg is fixed.
Vsg is incremented in steps -30 mV intervals. The split-gates have dimensions of
400 nm in length and 700 nm in width, with a 20 nm wide mid-line gate.
1D sub-band edges are therefore represented by the grey lines. The left-side and
right-side side shows the 1D sub-bands edges of each 1D wire. The mixing region
in-between shows the crossing of 1D subbands from each wire and in the overlap-
ping region, the two 1D wires are strongly coupled and the 1D sub-bands in the
both wires cross. It may also be noted that just before the two 1D wires cross,
the ground state and the first excited state of the left side 1D wire anti-cross, as
indicated by a blue arrow in figures 6.5 and 6.6. Figure 6.6 shows a blow up of
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Figure 6.5: Grey-scale plot of transconductance of the data in figure 6.3,
dG
dVsg
, as
a function of Vsg and Vmg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
figure 6.5 at the transition where two 1D wires cross with each other. In addition,
Thomas and Castleton et al. measured mid-line gated devices on DQW where
the AlxGa1−xAs barrier was 2.5 nm and in these devices the 1D wires in each
well were strongly coupled, and showed that the 1D sub-bands in the both wires
anticrossed [4, 112].
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Figure 6.6: A blow up of the greyscale plot in figure 6.5,
dG
dVsg
, as a function
of Vsg and Vmg at the transition where two 1D wires conduct simultaneously
in steps of
4e2
h
. Regions of high transconductance are shown in grey and low
transconductance (plateaus) in black.
6.5.2 Laterally-Shifting the channel
An asymmetric voltage bias can be applied to split-gates to laterally shift the 1D
wire [118, 119]. This technique can be used to laterally shift the 1D wire to probe
the variation of potential in the channel or to move the 1D wire away from a
disorder. In this section, the conductance is measured by applying offset voltages
on one arm of the split-gates and sweep both split-gates together.
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6.5.2.1 Laterally Shifting the 1D Channel
Figure 6.7: Conductance characteristics of the sample as the 1D channel is shifted
laterally. The conductance is measured as a function of Vmg and Vsg is stepped
from left-to-right in increments of -60 mV in all the plots. In a) the 1D channel
has no offset applied between the arms of the split-gates. In b), the channel is
shifted by applying an offset of -1.0 V. In c) the channel is shifted with an offset
of -3.0 V. In d) the offset is increased to -4.0 V.
Figures 6.7 a) to d) show the conductance characteristics of the sample for
different bias voltages applied on one arm of the split-gates. Figures 6.8 a) to d)
show the blow up of the conductance characteristics of the sample at the mixing
regeime of figure 6.7. Figure 6.7 a) shows when no asymmetric bias is applied and
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Figure 6.8: The blow up of the conductance characteristics of figure ?? at the
mixing regime. The conductance is measured as a function of Vmg and Vsg is
stepped from left-to-right in increments of -60 mV in all the plots. In a) the
1D channel has no offset applied between the arms of the split-gates. In b), the
channel is shifted by applying an offset of -1.0 V. In c) the channel is shifted with
an offset of -3.0 V. In d) the offset is increased to -4.0 V.
Vmg is stepped from 0.0 V on the left to -5.9 V on the right in intervals of -60 mV.
In figure 6.7 b) an offset of -2.0 V is applied on one arm, V1, which laterally shifts
the 1D channel in one direction. In figure 6.7 c) the channel is shifted by -3.0 V.
The channel is shifted further in the same direction and in figure 6.7 d) where
an offset of -4.0 V is applied. It is important to notice that the plateaus are well
defined and do not change in length reflects no change in the subband spacing
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due to the asymmetric bias. As the left arm is incremented by a negative offset
,V1, by -2.0 V, the higher plateaus of the right-side 1D quantum wire disappear,
leaving only two plateaus in the 1D wire and the mixing regime has also decreased.
The arm of the split-gates is incremented further by a negative offset ,V1, of -3.0
V, resulting in the second plateau disappearing in the right-side 1D quantum
wire, leaving only one plateau in the 1D wire which results in the mixing regime
reducing further. The arm of the split-gates is incremented further by a negative
offset ,V1, of -4.0 V, resulting in the weakening of the first plateau in the right-
side 1D quantum wire and also the higher subbands of left-side 1D quantum wire
disappear which results in the mixing regime being reduced further.
Figure 6.9 shows a detailed greyscale plot of the data shown in figure 6.7
where a negative asymmetric voltage is applied on the left arm of the split-gates
,V1, from -1.0 V to -4.0 V. The higher subbands of the right-side 1D wire starts
disappearing gradually as the asymmetric voltage, V1 is increased negatively.
However, the right side 1D wire does not disappear completely by applying an
offset of -4.0 V. The mixing region disappears progressively as the asymmetric
voltage, V1, is increased up to V1= -4.0 V. The right-side wire has its crossing
with the second wire enhanced as V1 is increased to -2.0 V as shown in figure 6.9
(b). when V1 is -3.0 V, the left-side 1D wire has its subbands decreasing further
also the mixing region shows clear crossing of the 1D subbands of both wires.
When V1 is -4.0 V, only subbands in the left-side 1D wire are present and the
right 1D wire shows a single plateau representing its ground state.
In figure 6.9 (a) when no offset is applied then the right and left wires cross
with each other. The right wire has 5 subbands resolved and the left one has
more than 10 subbands resolved. The two wires meet and mix at Vmg ∼ -4 V.
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On application of bias voltage of -2 V, see figure 6.9 (b), the number of subbands
in the right wire has reduced to 2 ( compare to 5 when no bias was present). These
two subbands then cross through all the subbands of the left wire. On increasing
the bias further to -3V as shown in figure 6.9 (c), only the first subband of the
right wire is crossing with the subbands of the left wire. It is noted that the
crossing between both the wires could be reduced significantly on applying a
significantly large offset of say -4 V[Figure 6.9 (d)].
6.5.2.2 Laterally Shifting 1D Channel in the Reverse Direction
The 1D channel was laterally shifted in the opposite direction by applying a
positive asymmetric voltage on the other arm of the split-gates, V2. A positive
voltage was applied to the right arm of split-gates, V2. Figures 6.10 (a) to (d) show
the conductance characteristics of the sample for different positive asymmetric
voltages applied on the right-side arm of the split-gates. Figure 6.10 (a) shows a
symmetric bias is applied and Vmg is stepped from 0.0 V on the left to -6.0 V on
the right in intervals of -30 mV. In figure 6.10 (b) an offset of 1.0 V is applied,
which laterally shifts the 1D channel in the other direction. In (c), the channel is
shifted by 3.0 V. The channel is shifted further in the same direction (d) where
an offset of 4.0 V is applied respectively. It is important to note that the plateaus
are well defined and change in length at higher asymmetric voltages which reflects
change in the subband spacing. When no asymmetric voltage is applied, the left-
side 1D wire shows twenty four plateaus and as the right arm is incremented by
a positive offset of V2 = 1 V, the higher plateaus of the left-side 1D quantum
wire disappear, leaving only nineteen plateaus in the 1D wire and the mixing
regime has also decreased. The arm of the split-gates is incremented further by
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Figure 6.10: Conductance characteristics of the sample as the 1D channel is
shifted laterally. The conductance is measured as a function of Vmg and Vsg is
stepped from left-to-right in increments of -60 mV in all the plots. In a) the 1D
channel has no offset applied between the arms of the split-gates. In b), the 1D
channel is laterally shifted by applying an offset of 1.0 V between the arms of the
split-gates. In c) the channel is shifted with an offset of 3.0 V. In d) the offset is
increased to 4.0 V.
a positive offset, V2, of 3.0 V, resulting in the higher plateaus of the left-side
1D quantum wire disappearing further, leaving only thirteen plateaus in the 1D
wire and the mixing regime has also reduced further. The arm of the split-gates
is incremented further by a positive offset, V2, of 4.0 V, resulting in the higher
plateaus of the left-side 1D quantum wire disappearing further, leaving only eight
148
plateaus in the 1D wire and the mixing regime has also reduced further. There
are five subbands in the right-side side 1D wire and remain mostly unchanged by
the asymmetric voltages that is applied. However, when a positive offset more
than 3 V was applied, the subband spacing of the left-side 1D wire changes and
the plateaus become less well defined.
To examine the behaviour of laterally shifting the 1D wire in the channel fur-
ther, the data was differentiated,
dG
dVsg
, and a greyscale plot of transconductance
of the data in figure 6.10 was produced. Figure 6.11 shows a detailed greyscale
plot of data shown in figure 6.10 where a positive asymmetric voltage is applied
on the left arm of the split-gates, V2, from 0.0 to 4.0 V. The higher subbands
of the left-side 1D wire starts disappearing gradually as the asymmetric voltage,
V2, is increased and this confirms that the creation of the two wires is by means
of electrostatic effects only. However, the 1D wire does not disappear completely
by applying an offset of 4.0 V. The mixing region weakens progressively as the
asymmetric voltage is increased and disappears when V2 is 4.0 V. The right-side
wire has its second and third subbands anti-crossing and also the left-side wire
has its third and fourth subbands anti-crossing in figure 6.11 (b) when V2 is 1.0
V and also anti-crossing of the subbands starts to appear in the mixing region.
When V2 is 3.0 V, the crossing of both 1D wires decreases further and is replaced
by anti-crossing at the mixing region. When V2 is 4.0 V, the crossing of both
1D wires disappears completely and a clear anti-crossing of the first and second
subband is happening at the mixing region. In conclusion, laterally shifting the
1D wire using a negative voltage results in crossing of subbands between the 1D
wires while a positive voltages results in anti-crossing of subbands between the
1D wires as shown in figure 6.11 and figure 6.9 respectively.
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6.5.3 Source-Drain Bias
Figure 6.12: Conductance characteristics of the 1D channel and the conductance
is measured as a function of Vmg and Vsg is stepped from left-to-right in in-
crements of -50 mV in all the plots. The bold, black traces from left to right
correspond to sub-band spectroscopy performed in different regions of 1D wire
where different mid-line gate voltages, Vmg, have been applied; a) Vmg =-0.0 V,
b) Vmg =-2.56 V, c) Vmg =-3.18 V and d) Vmg =-3.46V.
The energy subbands of a 1D wire can be examined using finite bias across the
quantum wire. The differential conductance G = dI/dVsd with a finite dc source-
drain bias voltage, Vsd, is measured where an ac signal superposed with a dc
source-drain bias voltage was applied. Sub-band spectroscopy measurements were
performed along the spectrum of the 1D regime from strong confinement to the
weak confinement. Figure 6.12 shows the traces selected for dc bias measurement
in the regions of left-side 1D wire, the mixing regime and right-side 1D wire by
151
varying the mid-line gate voltages.
Figure 6.13 shows the greyscale of the dc-bias measurements of traces (a)
to (d) shown in figure 6.12 where the dc bias voltage of 3 to -3 mV in steps
of 0.1 mV is applied between source and drain of the device. Figure 6.13 (a)
shows the subbands of the first 1D wire which has 20 subbands at Vmg of 0.0 V
and a subband spacing, E(0,1), of 2.5 meV. In figure 6.13 (b) shows the subband
spectroscopy at a direct double jump to 4e2/h and there are two clear distinct
regions, firstly, the subbands of a direct double jump to 4e2/h and the other
is the subbands of the mixing region and this transition happens at Vsg= -3.4
V and Vmg= -2.56 V. The subband spacing, E(0,1), of the direct double jump
is estimated to be around 0.9 meV. Figure 6.13 (c) shows the subbands of the
right-side 1D wire which has 3 subbands and a subband spacing, E(0,1), of 1.5
meV which is smaller than left-side 1D wire by a factor of 0.6. There are still
two clear distinct regions, firstly, the subbands of the other 1D wire and other is
the subbands of the mixing region which happens at Vsg of -3.1 V. The mixing
region has a subband spacing of 0.3 meV which is considerably smaller than the
individual 1D wires, indicating that subbands in the mixed regime are very close
to each other. Figure 6.13 (d) shows the subbands of the right-side 1D wire which
has 2 subbands and a subband spacing, E(0,1), of 1.1 meV as 1D wire is more into
the weakly confined regime. The other subbands observed for Vsg = -3 V are due
to 1D-2D transitions in the definition regime.
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6.5.4 Temperature Dependence
Figure 6.14 shows the temperature dependence of a conductance traces shown
in figure 6.3. The conductance of two 1D wires are suppressed as the tempera-
ture increases, until it is smeared out to thermal averaging around T ≈ 3.0 K. It
may be noted that the conductance values of the higher plateaus weaken faster
with increasing the temperature. At the mixing region where the crossing and
anti-crossing occur, the features smeared out rapidly with increasing the temper-
ature and disappear at T ≈ 500 mK on the account of thermal smearing. The
small sub-band energy spacing of the anti-crossing is weak and the plateau dis-
appears in the mixing regime so quickly with temperature may be indicative of
the fragility of crossing and anti-crossing system. Figure 6.15 shows the greyscale
plot of transconductance of the data in figure 6.14 and the interactions effects
in the mixed region smears out quickly as the temperature is increased. The
three distinct regions in the greyscale representing both 1D wires and mixed
wires regimes stay the same as the temperature is increased to 3.0 K indicating
that these regions are created due to electrostatic confinement rather than the
interaction effects. However, it is worth mentioning that the hybridisation of the
ground state and the first excited state in the 1D is temperature dependent as
this hybridisation was found to smear out when the temperature exceeded 500
mK.
6.5.5 Density Dependent Measurements
Raising the carrier density of the 2DEG can be achieved by illuminating the sam-
ple using a red LED with a wavelength of 650 nm and thus raising the carrier
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Figure 6.16: a) Conductance data from a mid-line gated device at T = 10 mK
and electron temperature of ∼ 70 mK. For each trace Vsg is swept and Vmg is
fixed. Vsg is incremented in steps -30 mV intervals from 0.0 V on the left to -5.9
V on the right. The split-gates have dimensions of 400 nm in length and 700
nm in width, with a 60 nm wide mid-line gate and c) after illumination using
red LED. b) The greyscale dG
dVsg
of figure 6.16 a) as a function of Vsg and Vmg.
Regions of high transconductance are shown in grey and low transconductance
(plateaus) in black while d) is the greyscale of figure 6.16 b) after illumination.
density of the 2DEG. Illuminating the sample using red LED increased the den-
sity, n2D, to 4.0× 1011 cm−2. Figure 6.16 shows the conductance characteristics
of the device before and after further illumination. Figure 6.16 c) shows that the
plateaus at the mixing regime is much stronger after illumination compared to
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figure 6.16 a) and the
4e2
h
plateau persists further in the mixing regime. Both the
1D wires also show significant changes. It may be noted that after the illumina-
tion the left and right 1D wires show very clear anticrossing of the ground and first
excited states, respectively which was not evident in un-illuminated data shown
in figure 6.16 (a and b). Also, comparing figure 6.16 b) and d), it is immediately
obvious that the two 1D wires begin to couple. Further illumination enhances the
coupling of the 1D wires and both 1D wires starts to anti-cross. This behaviour
is entirely consistent with a phenomenon of increasing the density in the 1D wire
as more electrons are available to couple through the mid-line gate.
6.6 Summary
In this chapter an experimental study of coupled 1D wires in a single 2DEG show-
ing wavefunction-coupling of the two 1D wires using a 20 nm thin mid-line gate.
The differential conductance measurements showed two 1D wires conducting as
well as a mixing region in-between those wires. The mixing region shows compli-
cated mixing of the subbands of the 1D wire where a clear crossing is observed.
A temperature dependant study was performed to confirm that distinct regions
are created by the mid-line gate are due to electrostatic confinement rather than
electron interactions. The interaction effects between the two 1D wires can be
tuned from crossing to anti-crossing by laterally shifting the 1D channel using
asymmetric voltage. The dc-conductance measurements performed showed clear
distinct regions of both 1D wires and their mixing regime each with different sub-
band energy spacing. The dependence on density was investigated by controlled
illumination of the device. The experimental results show that increasing the
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density enhances the coupling of the 1D wires and both 1D wires starts to anti-
cross. This behaviour is consistent with a phenomenon of increasing the density
in the 1D wire as more electrons are available to couple through the mid-line
gate.
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Chapter 7
Interaction effects in back-gated quan-
tum wires
7.1 Introduction
The interpretation of physical systems has been historically well understood in
terms of free particle ensembles. The Hamiltonian of one such system is rep-
resented as the summation of N independent single particle Hamiltonians. In
other words, the energy of the entire system is the sum of the energies of its
constituent non-interacting particles. The fundamental units of all such systems
are electrons. These electrons when confined spatially in less than two dimension
may still be treated as non-interacting as long as their kinetic energy dominates
the Coulomb interactions between them. However their individual characteristics
weaken and exotic phases may start appearing when the Coulomb energy exceeds
the kinetic energy. Such a one-dimensional (1D) system has been explained by
the well-known Luttinger liquid (LL) model [129–131]. One of the simplest yet
effective 1D systems is a quantum wire realised using a two dimensional electron
gas (2DEG) in a GaAs/AxGa1−xAs heterostructure [15, 16, 42]. In a 1D quantum
wire the conductance takes quantised values, with each 1D subband contributing
a spin degenerate conductance of 2e2/h and total conductance is N(2e2/h), where
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N = 1, 2, 3, 4; here the non-interacting 1D electrons have freedom to change mo-
mentum in one dimension only with a progressive filling of the subbands. The
ground state of such a system represents a true Fermi liquid exhibiting a con-
ductance plateau at 2e2/h. However as the density of 1D electrons is reduced,
their kinetic energy becomes comparable to the Coulomb energy which gives rise
to various spin phases such as Winger lattice [18, 58, 61, 132], including recently
observed splitting of single row of electrons into zig-zag and two rows [133]. In
addition to this, when the electron-electron interaction is considered, a spin mode
in addition to charge mode is predicted, which can’t be explained in the frame-
work of the general Luttinger Liquid model, as the electrons spin is incoherent in
the low density regime [59, 134].
Despite their immense application for tuning the confinement in 1D quantum
wires, the top gated split-gate devices have a limitation when a large negative
voltage is applied on them which can screen the 2DEG underneath and any
possible interaction effects [59]. Moreover, the fabrication of top gate requires
two e-beam lithography stages, one for the split-gate and the other for the top
gate [133]. Another alternative to realising 1D quantum wire with control over the
confinement strength and interaction effects is to have a back gate on thinned
semi-insulating GaAs wafer with sufficient separation from the 2DEG (50-100
µm). Also back gate fabrication does not require an additional e-beam stage
and therefore this process is cost effective. A back gated, split-gate device has a
unique advantage that is the field effect is weak, and the confinement can be tuned
uniformly to investigate electron-electron interaction and hence spin-incoherent
transport [135].
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7.2 Experimental Methods
7.2.1 Wafer Details
The devices used in this chapter were fabricated on a delta doped GaAs/AlxGa1−xAs
heterostructures. The two-dimensional electron gas is located 286 nm below the
surface, with electron density, n2d, 2.2 × 1011cm−2 and mobility µ of 7.95 ×
106cm2/V s and further details of the wafer used, W731, is given in appendix A.
7.2.2 Measurement Setup
The measurements presented in this chapter were performed in a cryogen-free
dilution refrigerator with a base temperature of 10 mK and electron temperature
of ∼ 70 mK. Two terminal differential conductance G = dI
dV
was measured with
a sinusoidal excitation voltage of 10 µV at frequency of 77 Hz. The dependant
magnetic-field measurements were conducted with magnetic field orientations of
in-plane and perpendicular to the 2DEG.
7.2.3 Device Fabrication
The quantum wire is defined using a pair of split-gate on the top of the GaAs/AxGa1−xAs
heterostructure and a specially designed Schottky back gate has been used to tune
the density of the 1D electrons. Split-gates devices were drawn using electron-
beam lithography and Ti/Au was deposited to form the Schottky gates. Six
split-gate devices with a length of 400 nm and width of 500 nm with different
split-gate profile were measured and all showed typical 1D behaviour. For back
gate fabrication, firstly, the wafer had to be thinned down from 550 µm to 100-
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50 µm to effectively reduce the requirement to apply a large negative voltage
to modulate the density of electrons in the 2DEG and for, more details of the
fabrication techniques of the back gate can be found in chapter 4. Figure 7.1
shows a scanning electron microscopy images of a comparison between un-etched
(550 µm thick chip) and etched chip (50 µm thick) with a back gate. Figure 7.2
shows the schematic diagram of the back gated, split-gate device fabricated on a
GaAs/AxGa1−xAs heterostructure.
Figure 7.1: Scanning electron microscopy images of the fabricated as well as
etched GaAs chips. The figure shows a chip before etching (top) with a thickness
of 550 µm and after etching to a thickness of 50 µm (bottom).
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Figure 7.2: A schematic diagram of the 1D device showing a pair of split-gate,
Ohmics contacts for source and drain, a back gate for tuning the carrier density
in 1D quantum wire.
7.3 Results
Split-gate devices with a back gate were used for performing the measurements.
The split-gate device has a length of 400 nm and width of 500 nm and the devices
were fabricated on a delta doped GaAs/AlxGa1−xAs heterostructures and further
details of the wafer used, W731, is given in appendix A and back gate fabrication
details have been given in chapter 4. This section addresses a more comprehensive
study of the interactions effects in back gated 1D quantum wires.
7.3.1 Back Gate Characteristics
Figure 7.3 shows the reverse and forward sweeps of the differential conductance
of the 2DEG as a function of the voltage applied to the back gate without any
bias applied to the split-gate. The traces show the effect of the back gate volt-
age on the conductance of the 2DEG. As the back gate is made more negative
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the conductance drops and the channel gets fully pinched-off at Vbg ∼ -120 V.
This indicates that back gate can achieve a wide range of electron density. It
may be noted that there is hardly any significant hysteresis between the forward
and backward traces indicating a good quality of fabricated back gate device.
The 2DEG density of electrons, n2D, was estimated to be 1.2 × 1011cm−2 using
conventional Shubnikov-de Haas (SdH) oscillations. Another method was used
to estimate n2D using the back gate voltage required to deplete the 2D electrons
in two terminal conductance measurement when the split-gate were held at zero
voltage. At Vbg= -120 V, the channel was completely pinched off, therefore using
VP= -120 V in the relation VP = en2DD/0, where e is charge of electron, n2D
is 2DEG density, D is the distance of back gate from the 2DEG (50 µm),  is
dielectric constant of GaAs (12.5), and 0 is permittivity of free space, the n2D
∼ 1.73× 1011cm−2 which is in close approximation to the value estimated using
SdH oscillations.
7.3.2 Confinement potential Control
Figure 7.4 shows the conductance traces as the split-gate voltage is swept for
various back gate voltages. The back gate voltage for the left most trace is 0
V which is incremented by -2 V so that the right most trace is taken for Vbg
∼ -120 V. Following the conductance traces from left to right the confinement
potential is changing from a strongly-confined regime to a weakly-confined regime.
Moving from weak-to-strong confinement, the plateaus become longer and well
defined which indicates increasing subband spacing. As the back gate voltage
is made more negative, the pinch-off voltage of the split-gate, Vsg, moves to
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Figure 7.3: The differential conductance measurements of 2DEG by sweeping the
back gate without any voltage on the split-gate. The conductance decreases as
the back gate is made negative till the channel is fully pinched off at -120 V.
lower negative voltages which indicates a lower carrier density. It is important
to note that the back gate voltage controls the density of electrons not only in
the vicinity between the split-gate but for the entire 2DEG. Therefore, the series
resistance was removed individually for each traces in figure 7.4 and in other
figures in this chapter where the series resistances was 370 Ω for Vbg = 0 and
3700 Ω for Vbg = -120 V and the series resistance values were chosen such that
the conductance plateaus aligns best to their known quantised values. It may be
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noted however that as the 1D behaviour moves to the weaker confinement regime
the 0.7 structure was found to strengthen.
Figure 7.4: Conductance data from a back gated device at T = 10 mK and
electron temperature of ∼ 70 mK. For each trace Vsg is swept and the back gate
voltage, Vbg, is fixed. Vbg is incremented in steps -2 V intervals from 0 V on the
left to -120.0 V on the right. The split-gate have dimensions of 400 nm in length
and 500 nm in width.
Figure 7.5 shows the greyscale plot of data, shown in figure 7.4. The plateau
weakens with weakening the confinement, moreover, the 0.7 was found to strengthen
when the confinement was weak (figures 7.4 and 7.5).
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Figure 7.5: Greyscale plot of transconductance of the data in figure 7.4,
dG
dVsg
, as
a function of Vsg and Vbg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
7.3.3 Perpendicular Magnetic Field
The section describes the effect of applying a perpendicular magnetic field on the
conductance traces as the back gate voltage is varied. The rectangular split-gate
used in this section has dimensions of 400 nm in length and 500 nm in width.
Figure 7.6 shows that the application of a perpendicular magnetic field widens
the sub-band spacing compared to the situation with no magnetic field. The
application of perpendicular magnetic field changes the conductance plateaus as
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they increase in length, across the whole range of confinement. This reflects an
increase in subband spacing due to the additional confinement from the magnetic
field and subsequent magnetic depopulation of higher 1D subbands. The conduc-
tance and the quality of the quantisation should improve and be cleaner in the
presence of a perpendicular magnetic field due to the reduction in backscatter-
ing. Figure 7.7 shows the greyscale plots of figure 7.6 in different perpendicular
magnetic fields varied from 0.0 T to 1.0 T. As the magnetic field is increased the
subband spacing increases and magneto-electric depopulation of higher subbands
occurs.
Figure 7.7 a) shows the first three subbands in the units of 2e2/h in the absence
of a perpendicular magnetic field. The 0.7 structure is always seen in the strong
confinement when the perpendicular magnetic field is varied from 0.0 T to 1.0 T.
Figure 7.7 b) shows that in the strong confinement regime, regular plateaus in
the units of 2e2/h are observed and an additional structure at 0.7 is also seen in
figure 7.6. It was found that the 0.7 strengthened, weakened and strengthened
again as the confinement was gradually weakened by making the back gate more
and more negative.
On further increasing the magnetic confinement by increasing the perpendic-
ular magnetic field to 0.5 T (see figure 7.6 c), and figure 7.7 c)), the 0.7 structure
in the strong confinement drops down to around 0.5 as the confinement is weak-
ened and at about Vbg ∼ -75 V, a structure at 0.7 reappears and strengthens on
further weakening the confinement.
On further increasing the magnetic confinement by increasing the perpen-
dicular magnetic field to 0.7 T (see figure 7.6 d), and figure 7.7 d)). As the
confinement is weakened and at about Vbg ∼ -35 V, a new (second) structure at
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0.5 appears along with the 0.7 structure which strengthens on further weakening
the confinement. In the weak confinement regime at Vbg ∼ -100 V, the structure
at 0.5 disappears and 0.7 structure strengthens.
Increasing the magnetic confinement further by increasing the perpendicular
magnetic field to 0.8 T (see figure 7.6 e), and figure 7.7 e)). As the confinement
is weakened in the intermediate confinement regime, a structure at 0.5 appears
along with the 0.7 structure. The 0.7 structure then weakens and eventually
evolves to 0.5 in the weak confinement regime at Vbg ∼ -100 V.
Increasing the perpendicular magnetic field to 1.0 T (see figure 7.6 f), and
figure 7.7 f)). As the confinement is weakened, the 0.7 structure is seen alongside
0.5 structure. The structure at 0.5 then disappears on further weakening the con-
finement and in the intermediate confinement regime, only 0.7 structure appears.
In the weak confinement regime, a structure at 0.5 appears alongside 0.7 at Vbg
∼ -110 V.
From the results, it appears that the 0.7 and 0.5 are co-related and the origin
of one appears to be related to the other. Also, as we reduced the density and
weakened the confinement the weakening and strengthening of 0.7 or 0.5 and
gradually moving of 0.7 into 0.5 suggests that they are related and could be due
to intrinsic spin polarisation of the 1D system. It may be noted that the dynamics
of 0.5/0.7/0.5 is seen in the low density regime therefore their origin could be
related to exchange but we have no direct evidence to prove it at this stage.
These results were obtained with a perpendicular magnetic field. In the next
section, the back gating effect in the absence of perpendicular field is predicted
to show spontaneous spin polarisation is presented. The next section is based on
pointed split-gate with length of 500 nm and width of 400 nm.
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7.4 Possible Spin polarisation in Quantum Wires
Berggen et al. predicated that the spin polarisation of 1D subbands can occur
even in the absence of a large magnetic field in the lower subbands at low electron
densities [62]. The calculations were done at B = 0.01 T for an infinitely long
quantum wire in the presence of in-plane magnetic field. At low densities, the 1D
wire can be fully spin polarised and the first conductance plateau is expected at
0.5(2e2/h). When spin polarisation occurs as the density is decreased by sweeping
the gates, the effective transmission barrier becomes different for the two spin
directions [63]. When spin polarisation occurs at low densities, the conductance
should be equal to or larger than 0.5(2e2/h) but the exact value may be device
dependent. The spin splitting is caused by the exchange potential and not by
the Zeeman splitting. Berggen et al. have done further calculations using a
finite-length 1D quantum wire instead and also the potential was modelled as a
saddle-point and it confirmed that spin polarisation occurs as the electron density
is lowered and thus the effective barrier height is different for spin up and spin
electrons [63, 64].
7.4.1 Results
Split-gate used in this section has dimensions of 400 nm in width and 500 nm in
length and has pointed profile. The pointed profile of the pair of split-gate are two
rectangular corners offset at 45 degrees and have radius of curvature of around
20 nm. Figure 7.8 shows the differential conductance plot when the split-gate
voltage, Vsg, was swept for various back gate voltages, Vbg, from 0 V (left, the
strong confinement) to -32 V (right, the weak confinement) in steps of -1 V. The
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confinement is weakened by increasing the back gate voltage and this reduces the
carrier density . When Vbg is zero, quantised plateaus occur at multiples of 2e
2/h
and in addition, a structure at 0.7 is seen. On further increasing the back gate
voltage and making the confinement further weaker at Vbg= - 20 V, the structure
at 0.5(2e2/h) alongside the ground state at 2e2/h is observed and the structure
at 0.5(2e2/h) strengthens further as the carrier density is further reduced and
reduces below 0.5(2e2/h). This a signature of a spin polarised 1D electrons that
only manifests in low electron density regime. Figure 7.10 shows the greyscale
plot of data, shown in figure 7.8. The first three subbands are clearly seen in
figure 7.10 and at back gate voltage beyond -20 V, there is a clear splitting of
the ground state to branches indicating spin up and spin down and this splitting
has been indicated by a blue line. The evolution of the inflection point where the
0.7 structure occurs was tracked as the back gate, Vbg, was made progressively
negative and is shown in figure 7.9. It can be seen that the 0.7 structure evolves
to 0.5 structure and stays there before settling below 0.5(2e2/h) as the Vbg is
more negative.
7.5 Spin-Incoherent Transport
Spin-incoherent transport has re-gained interest due to recent experimental and
theoretical works on such systems [25, 59, 134]. A spin-incoherent LL is charac-
terised by the fact that if the temperature is higher than the characteristic spin
scale and less than Fermi energy, spin becomes totally incoherent at a finite tem-
perature while charge remains close to its ground state [60]. Such a system has
distinction of having spin modes as well, therefore the conductance measurement
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Figure 7.8: The differential conductance measurements of a split-gate device with
a back gate. For each trace, the conductance is measured as a function of split-
gate voltage ,Vsg, at a fixed value of back gate voltage, Vbg. Vbg is incremented
in steps of -1 V from 0 V on the left to -32 V on the right. The conductance
traces from left to right means that the confinement of 1D wire is changing from
strong to weak depending on the applied back gate voltage. The ground state
plateau occurs at 2e2/h and as the density of 1D electrons is reduced and in
the weaker confinement, a structure at 0.5(2e2/h) starts appearing alongside the
ground state which strengthens when the carrier density is further reduced.
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Figure 7.9: A graph showing the position of the inflection point of the 0.7 struc-
ture in units of 2e2/h and its evolution versus Vbg. Vbg is incremented in steps of
-1.0 V from 0 V on the left to -32 V on the right.
shows plateau at e2/h rather than the usual 2e2/h [59, 61]. Previously, spin-
incoherent transport was studied in top gated, split-gate devices on a modulation
doped GaAs/AxGa1−xAs heterostructure [19].
7.5.1 Results
The section describes the effect of in-plane magnetic field on the conductance of
a weakly confinement longer 1D wire. The split-gate in this section are pointed
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Figure 7.10: Greyscale plot of transconductance of the data in figure 7.8,
dG
dVsg
,
as a function of Vsg and Vbg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
split-gate with dimensions of 400 nm in width and 500 nm in length and a back
gate voltage of -225 V was required to pinch off the channel.
Figure 7.11 shows the differential conductance plot when the split-gate volt-
age, Vsg, was swept for various back gate voltages, Vbg, from 0 V (left, the strong
confinement) to -225 V (right, the weak confinement) in steps of -5 V. Figure 7.11
shows the first four plateaus in multiples of 2e2/h and as the confinement was
weakened by increasing the back gate voltage, the higher conductance plateaus
starts getting weaker. On further increasing the back gate voltage and making
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Figure 7.11: The differential conductance measurements of a split-gate device
with a back gate. For each trace, the conductance is measured as a function
of split-gate voltage ,Vsg, at a fixed value of back gate voltage, Vbg. Vbg is
incremented in steps of -5 V from 0 V on the left to -225 V on the right. The
conductance traces from left to right means that the confinement of the 1D wire
is changing from strong to weak depending on the applied back gate voltage. The
plateaus become shorter and less defined as the confinement (and the density of
1D electrons) is reduced and in the weaker confinement, a structure at 0.5(2e2/h)
starts appearing which strengthens at Vbg = -225 V when the carrier density is
further reduced.
178
Figure 7.12: Greyscale plot of transconductance of the data in figure 7.11,
dG
dVsg
,
as a function of Vsg and Vbg. Regions of high transconductance are shown in grey
and low transconductance (plateaus) in black.
the confinement further weaker at Vbg= -225 V a structure at 0.5(2e
2/h) was
observed without any signature of 2e2/h. Figure 7.14 shows the greyscale plot of
data, shown in figure 7.13. The first four subbands are clearly seen in figure 7.12
and at back gate voltage beyond -200 V, there is a clear structure at 0.5(2e2/h)
with the disappearance of the ground state. Figure 7.13 shows the conductance
plot in the presence of in-plane magnetic field of 12 T, the field direction is par-
allel to the current direction in the 1D quantum wire. This measurement was
performed in a different cool down therefore the split-gate voltages are different
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Figure 7.13: The differential conductance measurements of a split-gate device
with a back gate in the presence of 10 T in-plane magnetic field. For each trace,
the conductance is measured as a function of split-gate voltage ,Vsg, at a fixed
value of back gate voltage, Vbg. Vbg is incremented in steps of -5 V from 0 V on
the left to -225 V on the right. The conductance traces from left to right means
that the confinement of 1D wire is changing from strong to weak depending on the
applied back gate voltage. There is clear spin splitting of the quantised plateaus
and the appearance of half-integer plateaus.
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Figure 7.14: Greyscale plot of transconductance of the data in figure 7.13,
dG
dVsg
,
in the presence of 12 T in-plane magnetic field as a function of Vsg and Vbg.
Regions of high transconductance are shown in grey and low transconductance
(plateaus) in black.
in figure 7.13 and figure 7.11. Figure 7.13 shows the appearance of half-integer
plateaus at 0.5(2e2/h) due to Zeeman splitting of 1D subbands alongside integer
plateaus which are multiples of 2e2/h and can be seen clearly in the greyscale
plot in figure 7.14.
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Figure 7.15: The differential conductance measurements of a split-gate device
with a back gate; for comparison, data in the presence of in-plane magnetic
field of 10 T are also shown. For each trace, the conductance is measured as
a function of split-gate voltage (Vsg) at a fixed value of back gate voltage, Vbg.
Vbg is incremented in steps of -12.5 V from 0 V on the left to -225 V on the
right. The conductance traces from left to right means that the confinement of
1D wire is changing from strong to weak depending on the applied back gate
voltage. a) The ground state plateau represented by 2e2/h becomes shorter and
less defined as the confinement (and the density of 1D electrons) is reduced and in
the weaker confinement, a structure at e2/h starts building up which strengthens
at Vbg = -225 V when the carrier density is further reduced as indicated by a
blue arrow, b) conductance plots in the presence of in-plane magnetic field of
10 T. The usual spin polarised conductance plateau at e2/h was observed in the
strong confinement which strengthened in the weaker confinement indicated its
spin-incoherent origin (indicated by a black arrow).
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7.5.2 Discussion
Figure 7.15 shows the differential conductance plot when the split-gate voltage,
Vsg, was swept for various back gate voltages, Vbg, from 0 V (left, the strong con-
finement) to -225 V (right, the weak confinement) in steps of -12.5 V. It may be
noted from Figure 7.15 (a) that as the confinement was weakened by increasing
the back gate voltage, the first conductance plateau appearing at 2e2/h starts
getting weaker with the appearance of the 0.7(2e2/h) structure. On further in-
creasing the back gate voltage and making the confinement further weaker at Vbg=
-225 V a structure at 0.5(2e2/h) was observed without any signature appearing
at 2e2/h (shown by a black arrow). Figure 7.15 (b) shows the conductance plot
in the presence of in-plane magnetic field of 10 T, the field direction is parallel to
the current direction in the 1D quantum wire. This measurement was performed
in a different cool down therefore the split-gate voltages are different in (a) and
(b) plots.
On application of large in-plane magnetic field the conductance plateau, e2/h
which appeared at Vbg= -225 V in the absence of magnetic field in (a) gets
strengthened as indicated by a black arrow in (b). In general, application of
a large in-plane magnetic field lifts the spin degeneracy and half integer plateaus
start getting resolved. Looking at the strong confinement regime on the right of
the plot in (b), it may be seen the appearance of half integer plateau 0.5(2e2/h)
in addition to 2e2/h, due to Zeeman splitting of 1D subbands [133]. As the con-
finement was weakened, like the case in (a), the 2e2/h gets weaker and weaker
with increasing back gate voltage and eventually disappears at Vbg= -225 V. The
0.5(2e2/h) shows a very interesting behaviour as we tuned the confinement, i.e.,
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0.5(2e2/h) in the strong confinement first weakens and then strengthens as the
confinement was weakened as indicated by vertical down-arrows in (b), however
in the very low density regime in the weakest confinement regime the 0.5(2e2/h)
strengthens again, as indicated by a horizontal arrow on the right side of (b).
7.5.2.1 Transconductance Characteristics
A better picture of the scenario can be seen when we plot transconductance,
dG/dVsg as a function of split-gate voltage. Figure 7.16 shows the numerical
dG/dVsg of the data shown in figure 7.15. As before, figure 7.16 (a) is the
measurement performed in the absence of magnetic field and figure 7.16 (b) shows
the measurement performed in the presence of in-plan magnetic field of 10 T.
Traces have been offset vertically for clarity. The top traces in both the plots
were taken at Vbg= 0 V and successive traces have been taken when the back
gate was incremented by -12.5 V, the last traces in both the plots correspond to
Vbg= -225 V. A zero in the transconductance plot shows a plateau and peak is
the riser in the conductance trace, based on these we explain the results in figure
7.16. It is noticed from the first trace at Vbg= 0 V in (a) that three subbands
have been resolved, indicated by 1, 2, and 3; the 1 being the ground state. As
the density of 1D electrons was reduced by increasing the back gate voltage all
the higher energy plateaus smear out except the ground state which showed an
interesting evolution of half-integer plateau at 0.5(2e2/h) when the carrier density
was sufficiently low as indicative in the last three traces in (a). A dotted black-
line as a guide to the eye shows the evolution of 0.5(2e2/h) as the density was
reduced considerably. The effect of in-plane magnetic field is evident in (b). The
first trace in (b) at Vbg=0 V shows the spin polarised subbands indicated by 0.5,
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1, 1.5, 2,... in the multiples of 2e2/h along with their spin orientations. It is
assumed that 0.5(2e2/h) is the spin-down ↓ state and (2e2/h) is spin-up ↑ state,
and so on. As the back gate voltage was increased to ∼ - 62.5 V, an enhancement
in the splitting of 1D subbands was observed. This may be noticed in a few traces
below the trace marked by an asterisk symbol (*). As the density of 1D electrons
was further reduced, a number of interesting events were noticed. For example,
traces between the asterisk symbol (*) and the plus symbol (+) showed how the
energy levels interact according to spin orientations as the density of the wire was
reduced. It was realised that the 1 (↑) interacted with the 1.5 (↓) due to level
crossing [133, 136] as the confinement/density was reduced resulting in smearing
out of plateau at 2e2/h, as can been seen in the trace just below the plus (+)
symbol. The traces above it reflect how the system was evolving to reach in the
latter stage. It may also be noticed in this regime that the higher subbands such
as 1.5(↓) and 2(↑) had already crossed before the effect was seen on the 1 (↑) and
1.5 (↓) [see, trace with plus (+) symbol]. On further reducing the carrier density
the higher plateaus smeared out except the 0.5(2e2/h) in the ground state and
was found to get strengthened as the density was reduced.
Using the method described in section 7.3.1 and also suggested by Glazman
and Larkin [137], the density of electrons was estimated in the weaker confinement
to be n2D ∼ 5.5×1010cm−2 where the e2/h was observed in the conductance mea-
surement at Vsg= -2.0 V and Vbg= -225 V [Figure 7.15]. For estimation of density
of 1D electrons n1D per unit length, the depletion length is l ∼ 135 nm of the
2DEG created by the split-gate [138] and using the relation l = 0VP/2pi
2n2De,
where n2D ∼ 5.5× 1010cm−2 (estimated above), and VP = Vsg=-2 V. Using the
value of l, n1D was estimated such that the relation n1D aB= 6.7 × 10−3 1,
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Figure 7.16: The transconductance (dG/dVsg) plots of the detailed conductance
data, a part of which is shown in Fig. 3. Here, dG/dVsg is plotted as a function
of Vsg and Vbg, the top trace is taken at Vbg=0 V, and subsequent traces were
taken at increments of -12.5 V so that the last trace was taken at Vbg=-225 V.
The plots have been offset vertically and horizontally for clarity. (a) dG/dVsg
Vs. Vsg plots when the back gate was made more negative, resulting in smearing
out of conductance plateaus represented by valley in the transconductance peaks,
and in the weaker confinement at a structure at e2/h was seen which strengths at
Vbg= -225 V, as shown by a green vertical arrow. b) the transconductance plots
in the presence of in-plane magnetic field of 10 T. Spin splitting of 1D subbands
due to Zeeman splitting is clearly visible as indicated by green, down arrows along
with subbands indexing. On reducing the carrier density by making the back gate
voltage more negative, a sequence of interaction effects were observed in traces
between asterisk (*) and plus (+) symbols. On further lowering the density and
the confinement potential, higher order plateaus smear out leaving a structure at
e2/h, which is strengthened compared to its counterpart in (a).
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which is a requirement for the spin-incoherent transport [59–61].
In the case of a low density quantum wire such that n1D  1/aB, the kinetic
energy is small compared to the electron-electron interaction energy e2n/, where
aB is the effective Bohr radius of GaAs (aB = ~/m∗e2) and  is dielectric constant
of GaAs. Therefore, in the low density regime, the electrons can be considered
as classical particles placed at equidistant positions to minimise the Coulomb
repulsion. Such rearrangement of electrons in 1D is called Wigner lattice [18, 61,
132]. The 1D electrons forming a Wigner lattice can be viewed as forming anti-
ferromagnetic Heisenberg spin chain with small exchange coupling, J between the
nearest neighbours [58, 59, 139]. Such spin modes propagate independently to the
charge modes, therefore their combined effect can affect the conductance in the
ground state of such a quantum wire. The results in Figure 7.15 (b) where the
0.5(2e2/h) fluctuates first in the moderate density regime and later strengthens
in the low density regime could be an indicative of spin modes propagating with
different velocity affecting the conductance in the ground state.
The major result in the this chapter by considering that spin modes are active
in addition to the charge modes, so that the total conductance can be expressed as,
G = 1/(Rρ+Rσ+Rs), whereRρ+Rσ+Rs are resistance contributions from charge,
spin, and series resistance, respectively. Since Rs is the external resistance due to
the leads, Ohmic contacts, etc. which can be accurately measured therefore, it is
eliminated so that G depends on Rρ+Rσ. It is known that the charge contribution
is always h/2e2 due to Bu¨ttiker formula [42], however, Rσ does not contribute
to any resistance in the large density regime due to no exchange between the
electrons therefore total G is equal to 2e2/h. At low density regimes, when
n1D  1/aB, the charge contribution to resistance remains the same (h/2e2),
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whereas spin excitations come into account due to exchange coupling J between
the low density electrons due to Coulomb repulsive interactions between them,
as given by J ∼ EE(n1DaB)−3/4exp(−η(n1DaB)−1/2), where EF is Fermi energy
of 2DEG, and η ∼ 2.82 [59, 61]. It may be noted that J varies exponentially
with n1D, therefore the former becomes very significant at very low densities.
Also, for a similar reason, estimation of J is very difficult due to inaccuracies
in estimation of n1D. Furthermore, the spin contribution to resistance becomes
effective when J  T  EF , the measurement temperature of 70 mK is well
within this regime when J/kB ∼ 2 mK from [19], and EF/kB ∼ 47 K (EF= 4.1
meV for 2DEG). At high temperatures > J/kB, due to the isotropic coupling
of the spins, Rσ strengthens and saturates at h/2e
2 as theoretically derived in
reference [59]. Therefore, total G = 1/( h
2e2
+ h
2e2
) = e2/h, which explains the
results in the low-density regime of a quantum wire.
7.6 Summary
In this chapter a study of the quasi-1D quantum wires in a weakly-confined region
where low electron density is achieved using a back gate. The weakly-confined
region has strong electron-electron interactions as well as the possibility of ex-
ploring a spin-incoherent Luttinger liquid. Spin-incoherence is usually favoured
at very low electron density. The evidence of the spin-incoherent Luttinger liquid
was observed in the form of a conductance plateau at e2/h and is accompanied
by the disappearance of the plateau at 2e2/h. An in-plane magnetic-field depen-
dence study was performed which showed the enhancement of the plateau at e2/h
as the magnetic field strength increased as well as the Zeeman splitting of the 1D
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subbands. In addition at low density, spin polarised e2/h was observed accom-
panied by the usual 2e2/h. Therefore, the present chapter deals with studies of
observation of spin coherent i.e. intrinsic spin polarised e2/h and spin incoherent
e2/h structure at low electron density.
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Chapter 8
Conclusions
8.1 Summary
This chapter provides a summary of the chapters in this thesis which presents
experiments of electron transport in quasi-1D quantum wires showing electron
interaction effects. The key findings of the experimental chapters are summarised
in this chapter as well as suggestions of additional work that can be continued
in the future. The experimental results in this thesis provide an insight and
advancement in the research of electron transport in quasi-1D wires.
Chapter 4 provides a detailed documentation of the fabrication process of
making split-gates devices as well as the development of additional gates such as
a mid-line gate, top gate and the back gate to make a systematic investigation
of quasi-1D wires in the weak confinement regime. The fabrication techniques
were iteratively refined to produce devices with low-resistance Ohmic contacts and
high resolution electron beam lithography gate geometries. Those gate geometries
allow the confinement of 1D wires to be tuned independently of the split-gates.
Chapter 5 shows results from a novel device consisting of split-gates as well as
the patterning of thin mid-line gates of width of 60 nm in an attempt to create two
lateral and closely separated 1D wires in a single 2DEG. The differential conduc-
tance measurements showed two 1D wires conducting as well as a mixing region
in-between those wires. The mixing region showed an addition of both the wires
to 4e2/h which indicates that both 1D wires are uncoupled. The different regimes
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of the differential conductance measurements were explored further by performing
subband spectroscopy measurements using a dc-bias technique thus allowing the
investigation of subband energies of the adjacent and mixed 1D wires. A detailed
study was done to investigate the effect of perpendicular magnetic field on the
mixing between the two 1D wires. The application of a perpendicular magnetic
field localised the wavefunction of 1D wires thus reducing the overlapping of two
1D wires.
Asymmetric voltage bias was applied to the arms of the split-gates device to
laterally shift the channel in +/- directions transverse to the current direction and
it was used to probe the variation of potential in the channel. The experimental
data confirmed that the creation of the two wires is by means of electrostatic ef-
fects only and not by an impurity in the channel. The dependence on density was
investigated by controlled illumination of the device. The experimental results
show that increasing the density enhances the coupling of the 1D wires and both
1D wires starts to anti-cross. This behaviour is consistent with a phenomenon
of increasing the density in the 1D wire as more electrons are available to couple
through the mid-line gate.
Chapter 6 presents an experimental study of coupled 1D wires in a single
2DEG showing wavefunction-coupling of the two 1D wires using a 20 nm thin
mid-line gate. The differential conductance measurements showed two 1D wires
conducting as well as a mixing region in-between those wires. The mixing region
shows complicated mixing of the subbands of the 1D wire where a clear crossing is
observed. A temperature dependant study was performed to confirm that distinct
regions are created by the mid-line gate that are due to electrostatic confinement
rather than electron interactions. The interaction effects between the two 1D
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wires can be tuned from crossing to anti-crossing by laterally shifting the 1D
channel using asymmetric voltage. The dc-conductance measurements performed
showed clear distinct regions of both 1D wires and their mixing regime each with
different subband energy spacing.
The last experimental chapter 7 presents an experimental study of the quasi-
1D quantum wires in a weakly-confined region where low electron density is
achieved using a back gate. The weakly-confined region has strong electron-
electron interactions as well as the possibility of exploring a spin-incoherent Lut-
tinger liquid. Spin-incoherence is usually favoured at very low electron density.
The evidence of the spin-incoherent Luttinger liquid was observed in the form
of a conductance plateau at e2/h and is accompanied by the disappearance of
the plateau at 2e2/h. An in-plane magnetic-field dependence study was per-
formed which showed the enhancement of the plateau at e2/h as the magnetic
field strength increased as well as the Zeeman splitting of the 1D subbands. In
addition at low density, spin polarised e2/h was observed accompanied by the
usual 2e2/h. Therefore, the present chapter deals with studies of observation of
spin coherent i.e. intrinsic spin polarised e2/h and spin incoherent e2/h structure
at low electron density in moderately longer wires of length 700-900 nm using a
back gate device.
8.2 Further Work
Possible future works are discussed below where some of which may be pursued
using the existing devices and measurement set-up while other ideas will only be
possible with improvements in fabrication and measurement methods to produce
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new and novel devices and experiments.
8.2.1 Back-Gated Devices
Using a back gate to control the density of the 2DEG produces a new range of
confinement strengths. The addition of a back gate to the device can allow the
variation of the density of the 2DEG as well as controlled illumination to pro-
duce a wide range of density.The device measured in the thesis was thinned to
50 µm and thinning the device further will produce a more profound change in
the density of the 2DEG for a particular back gate voltage. The back-gate volt-
ages required to deplete the 2DEG becomes less negative as the device becomes
thinner. Instead of depositing an overall back gate as was done in this work,
a patterned back-gate to produce a new range of confinement strengths can be
investigated.
8.2.2 Double Quantum Well devices
Exploring double quantum well devices where strong coupling of wavefunctions
of 1D wires can be explored further by independently tuning the density in each
of the 2DEG separately. Selectively tuning the upper 2DEG can be achieved
by adding a bar gate as well as a top gate. The lower 2DEG can be tuned by
thinning the sample down using the method described in fabrication chapter 4
which can achieve a thickness of around 50 µm and depositing a patterned back
gate. A schematic diagram of the proposed device is shown in figure 8.1 showing
a split-gates device with a mid-line gate. The top gate could be used to control
the density of the upper 2DEG while the back gate could be used to tune the
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Figure 8.1: A 3D Schematic diagram of a split-gates device with independent
control of mid-line, bar gate, top gate and back gate to control the density and
selectivity delete the upper and lower 2DEG independently.
density of the lower 2DEG. It is suggested to perform transport measurement in
longer 1D wires to investigate the interaction effects for possible spin phases. A
detailed investigation could be carried out in the spin-incoherent regime and a
temperature dependent set of measurements made which could not be extensively
carried out in the present work may be taken up to understand the physics in the
incoherent regime. It would be interesting to study the influence of RF on the
incoherent electrons and performing NMR in the low density regimes.
8.2.3 Top-Gated Devices
Improving the top-gated devices is needed to give more precise control of the den-
sity and confinement potential of the 1D wire. This can be achieved by exploring
different types of dielectrics materials other than the cross-linked PMMA. Di-
electric materials with different k-dielectric values such as silicon dioxide, silicon
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nitride and aluminium oxide can be used to create the top-gate. Reducing the
screening and capacitive effects of the top-gate on the 1D wire could be reduced
by optimising the thickness of dielectric layer deposited for the top-gate. Finally,
wafers with much deeper 2DEG more than 300 nm could also be used which al-
lows higher electron mobilities and shallower confinement of the quantum wire.
In addition, complex gate geometries may be utilised to study the transport in
weakly confined 1D wires especially longer wires whose physics is not yet fully
understood.
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Appendix A
A Wafer Growth Specifications
The growth matrices of the two GaAs/AlGaAs HEMT wafers used in this thesis
are given below. The electron mobility and density were measured at 1.4 K in dark
and in light after illumination using a red LED. The ratio of Al ,x, in AlxGa1−xAs
is 0.33. The wafers were grown in an MBE system on a semi-insulating <100>
gallium arsenide substrate in Cavendish Laboratory.
A.1 W0475
Layer Material Thickness Si Doping (cm−3) Comments
1 GaAs 10 nm - Cap layer
2 AlGaAs 40 nm 1.10× 1016 Doping layer
3 AlGaAs 40 nm - Spacer layer
4 GaAs 1000 nm - Buffer layer
5 GaAs 2.5 nm - Repeating 100 times
6 AlGaAs 2.5 nm - Repeating 100 times
7 AlAs 75 nm -
8 GaAs 50 nm - Smoothing layer
9 GaAs 500 µm - Semi-insulating substrate
Table A: Growth matrix of GaAs W0475 wafer
The carrier density of electron,n in the dark is 1.9×1011 cm−2 and the mobility
of electron µ in the dark is 3.08×106 cm2V−1s−1. The carrier density of electron,n
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in the light is 3.40 × 1011 cm−2 and the mobility of electron µ in the light is
5.90× 106 cm2V−1s−1.
A.2 W0731
Layer Material Thickness Si Doping (cm−3) Comments
1 GaAs 10 nm - Cap layer
2 AlGaAs 200 nm - Un-doped spacer layer
3 GaAs 0.56 nm -
4 As:Si - 8.00× 1011 Si ”Delta” doping
5 GaAs 0.56 nm -
6 AlGaAs 75 nm - Un-doped spacer layer
7 GaAs 1000 nm - Buffer Layer
8 GaAs 500 µm - Semi-insulating substrate
Table B: Growth matrix of GaAs W0731 wafer
The carrier density of electron,n in the dark is 4.5×1010 cm−2 and the mobility
of electron µ in the dark is 1.23×106 cm2V−1s−1. The carrier density of electron,n
in the light is 2.20 × 1011 cm−2 and the mobility of electron µ in the light is
7.95× 106 cm2V−1s−1.
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